# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Quad Analog-to-Digital Converter (ADC)

### **Data Sheet**

# ADAU1978

### **FEATURES**

Four 2 V rms differential inputs On-chip phase-locked loop (PLL) for master clock Low electromagnetic interference (EMI) design 109 dB analog-to-digital converter (ADC) dynamic range Total harmonic distortion + noise (THD + N): –95 dB Selectable digital high-pass filter 24-bit stereo ADC with 8 kHz to 192 kHz sample rates Digital volume control with autoramp function I<sup>2</sup>C/SPI controllable for flexibility Software-controllable clickless mute Software power-down Right justified, left justified, I<sup>2</sup>S, and TDM modes Master and slave operation modes 40-lead LFCSP package Qualified for automotive applications


### APPLICATIONS

Automotive audio systems Active noise cancellation systems

### **GENERAL DESCRIPTION**

The ADAU1978 incorporates four high performance, analog-todigital converters (ADCs) with 2 V rms capable ac-coupled inputs. The ADCs use a multibit sigma-delta ( $\Sigma$ - $\Delta$ ) architecture with continuous time front end for low EMI. An I<sup>2</sup>C/serial peripheral interface (SPI) control port is included that allows a microcontroller to adjust volume and many other parameters. The ADAU1978 uses only a single 3.3 V supply. The part internally generates the required digital DVDD supply. The low power architecture reduces the power consumption. The ADAU1978 is available in a 40-lead LFCSP package. The on-chip PLL can derive the master clock from an external clock input or frame clock (sample rate clock). When fed with the frame clock, it eliminates the need for a separate high frequency master clock in the system.

Note that throughout this data sheet, multifunction pins, such as SCL/CCLK, are referred to either by the entire pin name or by a single function of the pin, for example, CCLK, when only that function is relevant.



### FUNCTIONAL BLOCK DIAGRAM

#### Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013-2014 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# ADAU1978\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

- ADAU1977/ADAU1978/ADAU1979 Evaluation Board
- ADUSB2EBZ Evaluation Board

### DOCUMENTATION

### Data Sheet

 ADAU1978: Quad Analog-to-Digital Converter (ADC) Data Sheet

### **User Guides**

• UG-600: Evaluating the ADAU1977/ADAU1978/ ADAU1979

### SOFTWARE AND SYSTEMS REQUIREMENTS

ADAU1977 Sound CODEC Linux Driver

### DESIGN RESOURCES

- ADAU1978 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all ADAU1978 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

# TABLE OF CONTENTS

Features
Applications1
General Description
Functional Block Diagram1
Revision History 2
Specifications
Analog Performance Specifications
Digital Input/Output Specifications
Power Supply Specifications
Digital Filter Specifications4
Timing Specifications
Absolute Maximum Ratings7
Thermal Resistance7
ESD Caution7
ESD Caution
Pin Configuration and Function Descriptions
Pin Configuration and Function Descriptions
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12
Pin Configuration and Function Descriptions
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12Overview12Power Supply and Voltage Reference12
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12Overview12Power Supply and Voltage Reference12Power-On Reset Sequence12
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12Overview12Power Supply and Voltage Reference12Power-On Reset Sequence12PLL and Clock13
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12Overview12Power Supply and Voltage Reference12Power-On Reset Sequence12PLL and Clock13Analog Inputs14
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12Overview12Power Supply and Voltage Reference12Power-On Reset Sequence12PLL and Clock13Analog Inputs14ADC16
Pin Configuration and Function Descriptions8Typical Performance Characteristics10Theory of Operation12Overview12Power Supply and Voltage Reference12Power-On Reset Sequence12PLL and Clock13Analog Inputs14ADC16ADC Summing Modes16

### **REVISION HISTORY**

1/14—Rev. 0 to Rev. A	
Change to Features Section	1
Change to Dynamic Range (A-Weighted) Line Input	
Parameter, Table 1	3
Change to Figure 9	10
Change to Figure 34	23
Changes to Figure 44	43

5/13—Revision 0: Initial Version

SPI Mode 2	5
Register Summary 2	7
Register Details	8
Master Power and Soft Reset Register	8
PLL Control Register	9
Block Power Control and Serial Port Control Register	0
Serial Port Control Register 1 3	1
Serial Port Control Register 2	2
Channel 1 and Channel 2 Mapping for Output Serial Ports Register	3
Channel 3 and Channel 4 Mapping for Output Serial Ports Register	5
Serial Output Drive and Overtemperature Protection Contro Register	
Post ADC Gain Channel 1 Control Register	7
Post ADC Gain Channel 2 Control Register	8
Post ADC Gain Channel 3 Control Register	8
Post ADC Gain Channel 4 Control Register	9
High-Pass Filter and DC Offset Control Register and Master Mute Register	
ADC Clipping Status Register 4	1
Digital DC High-Pass Filter and Calibration Register	2
Typical Application Circuit	3
Outline Dimensions	4
Ordering Guide 4	4
Automotive Products 4	4

### **SPECIFICATIONS**

Performance of all channels is identical, exclusive of the interchannel gain mismatch and interchannel phase deviation specifications. AVDDx/IOVDD = 3.3 V; DVDD (internally generated) = 1.8 V;  $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ , unless otherwise noted. Master clock = 12.288 MHz (48 kHz f<sub>8</sub>, 256 × f<sub>8</sub> mode); input sample rate = 48 kHz; measurement bandwidth = 20 Hz to 20 kHz; word width = 24 bits; load capacitance (digital output) = 20 pF; load current (digital output) =  $\pm 1 \text{ mA}$ ; digital input voltage high = 2.0 V; and digital input voltage low = 0.8 V.

### ANALOG PERFORMANCE SPECIFICATIONS

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
LINE INPUT					
Full-Scale AC Differential Input Voltage			2		V rms
Full-Scale Single-Ended Input Voltage			1		V rms
Input Common-Mode Voltage	V <sub>IN, cm</sub> at AINxP/AINxN pins		1.5		V dc
ANALOG-TO-DIGITAL CONVERTERS					
Differential Input Resistance	Between AINxP and AINxN		28.6		kΩ
Single-Ended Input Resistance	Between AINxP and AINxN		14.3		kΩ
ADC Resolution			24		Bits
Dynamic Range (A-Weighted) Line Input <sup>1</sup>	Input = 1 kHz, -60 dBFS (0 dBFS = 2 V rms input)	103	109		dB
Total Harmonic Distortion + Noise (THD + N)	Input = 1 kHz, -1 dBFS (0 dBFS = 2 V rms input)		-95	-88	dB
Digital Gain Post ADC		0		60	dB
Gain Error		-10		+10	%
Interchannel Gain Mismatch		-0.25		+0.25	dB
Gain Drift			100		ppm/°C
Common-Mode Rejection Ratio (CMRR)	200 mV rms, 1 kHz	50	65		dB
	200 mV rms, 20 kHz		56		dB
Power Supply Rejection Ratio (PSRR)	100 mV rms, 1 kHz on AVDD = 3.3 V		70		dB
Interchannel Isolation			100		dB
Interchannel Phase Deviation			0		Degrees
REFERENCE					
Internal Reference Voltage	VREF pin	1.47	1.50	1.54	V
Output Impedance			20		kΩ
ADC SERIAL PORT					
Output Sample Rate		8		192	kHz

 $^{\rm 1}$  This is for a sampling frequency,  $f_{\rm S}$  , ranging from 44.1 kHz to 192 kHz.

### DIGITAL INPUT/OUTPUT SPECIFICATIONS

#### Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT					
High Level Input Voltage (V <sub>II</sub> )		$0.7 \times IOVDD$			V
Low Level Input Voltage ( $V_{IL}$ )				0.3  imes IOVDD	V
Input Leakage Current		-10		+10	μΑ
Input Capacitance				5	pF
OUTPUT					
High Level Output Voltage (V <sub>он</sub> )	I <sub>он</sub> = 1 mA	IOVDD - 0.60			V
Low Level Output Voltage ( $V_{OL}$ )	$I_{OL} = 1 \text{ mA}$			0.4	V

### POWER SUPPLY SPECIFICATIONS

AVDD = 3.3 V, DVDD = 1.8 V, IOVDD = 3.3 V, and  $f_s$  = 48 kHz (master mode), unless otherwise noted.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
SUPPLY					
DVDD	On-chip low dropout (LDO) regulator	1.62	1.8	1.98	v
AVDDx	AVDD	3.0	3.3	3.6	v
IOVDD	IOVDD	1.62	3.3	3.6	V
IOVDD CURRENT	Master clock = $256 \times f_s$				
Normal Operation	$f_s = 48 \text{ kHz}$		450		μA
	f <sub>s</sub> = 96 kHz		880		μA
	fs = 192 kHz		1.75		mA
Power-Down	fs = 48 kHz to 192 kHz		20		μA
AVDDx CURRENT					
Normal Operation	4-channel ADC, DVDD internal		14		mA
	4-channel ADC, DVDD external		9.5		mA
Power-Down			270		μA
DVDD CURRENT					
Normal Operation	DVDD external		4.5		mA
Power-Down			65		μA
POWER DISSIPATION					
Normal Operation	Master clock = 256 fs, 48 kHz				
Analog Supply	DVDD internal		46.2		mW
	DVDD external		31		mW
Digital Supply	DVDD external		8.1		mW
Digital I/O Supply	IOVDD = 3.3 V		1.49		mW
Power-Down, All Supplies			960		μW

### **DIGITAL FILTER SPECIFICATIONS**

Table 4.


Parameter	Mode	Factor	Min	Тур	Max	Unit
ADC DECIMATION FILTER	All modes, typical at $f_s = 48$ kHz					
Pass Band		$0.4375 \times f_s$		21		kHz
Pass-Band Ripple				±0.015		dB
Transition Band		$0.5 \times f_s$		24		kHz
Stop Band		$0.5625  imes f_s$		27		kHz
Stop-Band Attenuation			79			dB
Group Delay	$f_s = 8 \text{ kHz to } 96 \text{ kHz}$	22.9844/fs		479		μs
	$f_s = 192 \text{ kHz}$			35		μs
HIGH-PASS FILTER	All modes, typical at 48 kHz					
Cutoff Frequency	At –3 dB point			0.9375		Hz
Phase Deviation	At 20 Hz			10		Degrees
Settling Time				1		sec
ADC DIGITAL GAIN	All modes		0		60	dB
Gain Step Size				0.375		dB

### TIMING SPECIFICATIONS

### Table 5.

	Lin	nit at		
Parameter	Min	Max	Unit	Description
INPUT MASTER CLOCK (MCLK)				
Duty Cycle	40	60	%	MCLKIN duty cycle; MCLKIN at 256 $\times$ fs, 384 $\times$ fs, 512 $\times$ fs, and 768 $\times$ fs
fmclkin	See Ta	ble 9	MHz	MCLKIN frequency, PLL in MCLK mode
RESET				
Reset Pulse	15		ns	RST low
PLL				
Lock Time		10	ms	
I <sup>2</sup> C PORT				See Figure 4
f <sub>SCL</sub>		400	kHz	SCL frequency
t <sub>sclh</sub>	0.6		μs	SCL high
t <sub>SCLL</sub>	1.3		μs	SCL low
t <sub>scs</sub>	0.6		μs	Setup time; relevant for repeated start condition
t <sub>sCH</sub>	0.6		μs	Hold time; after this period of time, the first clock pulse is generated
t <sub>DS</sub>	100		ns	Data setup time
t <sub>DH</sub>	0			Data hold time
t <sub>scr</sub>		300	ns	SCL rise time
t <sub>SCF</sub>		300	ns	SCL fall time
t <sub>sDR</sub>		300	ns	SDA rise time
t <sub>sDF</sub>		300	ns	SDA fall time
t <sub>BFT</sub>	1.3		μs	Bus-free time; time between stop and start
t <sub>susto</sub>	0.6		μs	Setup time for stop condition
SPI PORT				See Figure 3
fcclk		10	MHz	CCLK frequency
tссрн	35		ns	CCLK high
t <sub>CCPL</sub>	35		ns	CCLK low
t <sub>CDS</sub>	10		ns	CIN setup to CCLK rising
tcdh	10		ns	CIN hold from CCLK rising
t <sub>CLS</sub>	10		ns	CLATCH setup to CCLK rising
t <sub>CLH</sub>	40		ns	CLATCH hold from CCLK rising
t <sub>clph</sub>	10		ns	CLATCH high
t <sub>COE</sub>		30	ns	COUT enable from CLATCH falling
t <sub>COD</sub>		30	ns	COUT delay from CCLK falling
tcors		30	ns	COUT tristate from CLATCH rising
ADC SERIAL PORT			-	See Figure 2
t <sub>ABH</sub>	10		ns	BCLK high, slave mode
t <sub>ABL</sub>	10		ns	BCLK low, slave mode
t <sub>ALS</sub>	10		ns	LRCLK setup to BCLK rising, slave mode
t <sub>ALH</sub>	5		ns	LRCLK hold from BCLK rising, slave mode
t <sub>ABDD</sub>	-	18	ns	SDATAOUTx delay from BCLK falling

#### **Timing Diagrams**



### **ABSOLUTE MAXIMUM RATINGS**

#### Table 6.

14010 0:	
Parameter	Rating
Analog (AVDDx) Supply	–0.3 V to +3.6 V
Digital Supply	
DVDD	–0.3 V to +1.98 V
IOVDD	–0.3 V to +3.63 V
Input Current (Except Supply Pins)	±20 mA
Analog Input Voltage (Signal Pins)	–0.3 V to +3.6 V
Digital Input Voltage (Signal Pins)	–0.3 V to +3.6 V
Operating Temperature Range (Ambient)	-40°C to +105°C
Junction Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

 $\theta_{JA}$  represents junction-to-ambient thermal resistance, and  $\theta_{JC}$  represents the junction-to-case thermal resistance. All characteristics are for a standard JEDEC board per JESD51.

#### Table 7. Thermal Resistance


Package Type	θ <sub>JA</sub>	θ」	Unit
40-Lead LFCSP	32.8	1.93	°C/W

### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### Table 8. Pin Function Descriptions

	inction Descript		
Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	AGND1	Р	Analog Ground.
2	VREF	0	Voltage Reference. Decouple VREF to AGND with a 10 $\mu$ F capacitor in parallel with a 100 nF
			capacitor.
3	PLL_FILT	0	PLL Loop Filter. Return PLL_FILT to AVDD using recommended loop filter components.
4	AVDD2	Р	Analog Power Supply. Connect AVDD2 to an analog 3.3 V supply.
5	AGND2	Р	Analog Ground.
6	PD/RST	I	Power-Down/Reset (Active Low).
7	MCLKIN	1	Master Clock Input.
8, 23 to 27, 30	NC		No Connect. Do not connect to these pins. Leave the NC pins open.
9	SA_MODE	I	Standalone Mode. Connect SA_MODE to IOVDD using 10 k $\Omega$ pull-up resistor for standalone mode.
10	DVDD	0	1.8 V Digital Power Supply Output. Decouple to DGND with 100 nF and 10 μF capacitors.
11	DGND	Р	Digital Ground.
12	IOVDD	Р	Digital I/O Power Supply. Connect IOVDD to a supply from 1.8 V to 3.3 V.
13	SDATAOUT1	0	ADC Serial Data Output Pair 1 (ADC L1 and ADC R1).
14	SDATAOUT2	0	ADC Serial Data Output Pair 2 (ADC L2 and ADC R2).
15	LRCLK	I/O	Frame Clock for ADC Serial Port.
16	BCLK	I/O	Bit Clock for ADC Serial Port.
17	SDA/COUT	I/O	Serial Data Out (l <sup>2</sup> C)/Control Data Output (SPI).
18	SCL/CCLK	1	Serial Clock Input (I <sup>2</sup> C)/Control Clock Input (SPI).
19	ADDR0/ CLATCH	I	Chip Address Bit 0 Setting (I <sup>2</sup> C)/Chip Select Input for Control Data (SPI).
20	ADDR1/CIN	1	Chip Address Bit 1 Setting (I <sup>2</sup> C)/Control Data Input (SPI).
21	AGND3	Р	Analog Ground.
22	AGND4	Р	Analog Ground.
28	AGND5	Р	Analog Ground.
29	AGND6	Р	Analog Ground.
31	AVDD3	Р	Analog Power Supply. Connect AVDD3 to an analog 3.3 V supply.

Pin No.	Mnemonic	Type <sup>1</sup>	Description
32	AIN1N	1	Analog Input Channel 1 Inverting Input.
33	AIN1P	1	Analog Input Channel 1 Noninverting Input.
34	AIN2N	1	Analog Input Channel 2 Inverting Input.
35	AIN2P	1	Analog Input Channel 2 Noninverting Input.
36	AIN3N	1	Analog Input Channel 3 Inverting Input.
37	AIN3P	1	Analog Input Channel 3 Noninverting Input.
38	AIN4N	1	Analog Input Channel 4 Inverting Input.
39	AIN4P	1	Analog Input Channel 4 Noninverting Input.
40	AVDD1	Р	Analog Power Supply. Connect AVDD1 to an analog 3.3 V supply.
	EP		Exposed Pad. The exposed pad must be connected to the ground plane on the printed circuit board (PCB).

<sup>1</sup> P = power, O = output, I = input, I/O = input/output.

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 6. Fast Fourier Transform, 2 mV Differential Input at  $f_s = 48$  kHz




Figure 7. Fast Fourier Transform, -1 dBFS Differential Input




Figure 8. THD + N vs. Input Amplitude





Figure 9. CMRR Differential Input, Referenced to 200 mV Differential Input






Figure 11. ADC Pass-Band Ripple at  $f_s = 48$  kHz

# Data Sheet

## ADAU1978




Figure 12. ADC Filter Stop-Band Response at  $f_s = 48 \text{ kHz}$ 

### THEORY OF OPERATION OVERVIEW

The ADAU1978 incorporates four high performance ADCs and a phase-locked loop circuit for generating the necessary on-chip clock signals.

### POWER SUPPLY AND VOLTAGE REFERENCE

The ADAU1978 requires a single 3.3 V power supply. Separate power supply input pins are provided for the analog and boost converter. Decouple these pins to AGND with 100 nF ceramic chip capacitors placed as close as possible to the pins to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least 10  $\mu$ F must be provided on the same PCB as the ADC. It is important that the analog supply be as clean as possible for best performance.

The supply voltage for the digital core (DVDD) is generated using an internal low dropout regulator. The typical DVDD output is 1.8 V and must be decoupled using a 100 nF ceramic capacitor and a 10  $\mu$ F capacitor. Place the 100 nF ceramic capacitor as close as possible to the DVDD pin.

The voltage reference for the analog blocks is generated internally and output at the VREF pin (Pin 2). The typical voltage at the pin is 1.5 V with an AVDDx of 3.3 V.

All digital inputs are compatible with TTL and CMOS levels. All outputs are driven from the IOVDD supply. The IOVDD can be in the 1.8 V to 3.3 V range. The IOVDD pin must be decoupled with a 100 nF capacitor placed as close to the IOVDD pin as possible.

The ADC internal voltage reference is output from the VREF pin and must be decoupled using a 100 nF ceramic capacitor in parallel with a 10  $\mu$ F capacitor. The VREF pin has limited current capability. The voltage reference is used as a reference to the ADC; therefore, it is recommended not to draw current from this pin for external circuits. When using this reference, use a noninverting amplifier buffer to provide a reference to other circuits in the application.

In reset mode, the VREF pin is disabled to save power and is enabled only when the  $\overrightarrow{\text{RST}}$  pin is pulled high.

### **POWER-ON RESET SEQUENCE**

The ADAU1978 requires that a single 3.3 V power supply be provided externally at the AVDDx pin. The part internally generates DVDD (1.8 V), which is used for the digital core of the ADC. The DVDD supply output pin (Pin 10) is provided to connect the decoupling capacitors to DGND. The typical recommended values for the decoupling capacitors are 100 nF in parallel with 10  $\mu$ F. During a reset, the DVDD regulator is disabled to reduce power consumption. After the PD/RST pin (Pin 6) is pulled high, the part enables the DVDD regulator. However, the internal ADC and digital core reset is controlled by the internal POR signal (power-on reset) circuit, which monitors the DVDD level. Therefore, the device does not come out of a reset until DVDD reaches 1.2 V and the  $\overline{\text{POR}}$  signal is released. The DVDD settling time depends on the charge-up time for the external capacitors and on the AVDDx ramp-up time.

The internal power-on reset circuit is provided with hysteresis to ensure that a reset of the part is not initiated by an instantaneous glitch on DVDD. The typical trip points are 1.2 V with  $\overline{PD}/\overline{RST}$  high and 0.6 V (±20%) with  $\overline{PD}/\overline{RST}$  low. This ensures that the core is not reset until the DVDD level falls below the 0.6 V trip point.

As soon as the  $\overline{PD/RST}$  pin is pulled high, the internal regulator starts charging up  $C_{EXT}$  on the DVDD pin. The DVDD charge-up time is based on the output resistance of the regulator and the external decoupling capacitor. The time constant can be calculated as

$$t_C = R_{OUT} \times C_{EXT}$$

where  $R_{OUT} = 20 \Omega$  typical.

For example, if  $C_{EXT}$  is 10  $\mu$ F, t<sub>c</sub> is 200  $\mu$ s and is the time that it takes to reach the DVDD voltage, within 63.6%.

The power-on reset circuit releases an internal reset of the core when DVDD reaches 1.2 V (see Figure 13). Therefore, it is recommended to wait for at least the  $t_C$  period to elapse before sending I<sup>2</sup>C or SPI control signals.




Figure 13. Power-On Reset Timing

When applying a hardware reset to the part by pulling the  $\overline{PD/RST}$  pin (Pin 6) low and then high, there are certain time restrictions. During the  $\overline{PD/RST}$  low pulse period, the DVDD starts discharging. The discharge time constant is decided on by the internal resistance of the regulator and C<sub>EXT</sub>. The time required for DVDD to fall from 1.8 V to 0.48 V (0.6 V – 20%) can be estimated using the following equation:

#### $t_D = 1.32 \times R_{INT} \times C_{EXT}$

where  $R_{INT} = 64 \text{ k}\Omega$  typical. (R<sub>INT</sub> can vary due to process by ±20%.)

For example, if  $C_{\text{EXT}}$  is 10  $\mu F$ ,  $t_{\text{D}}$  is 0.845 sec.

Depending on  $C_{EXT}$ ,  $t_D$  may vary and, in turn, affect the minimum hold period for the  $\overline{PD/RST}$  pulse. The  $\overline{PD/RST}$  pulse must be held low for the  $t_{\rm D}$  time period to initialize the core properly.

The required  $\overline{PD}/\overline{RST}$  low pulse period can be reduced by adding a resistor across  $C_{EXT}$ . The new  $t_D$  value can then be calculated as

$$t_D = 1.32 \times R_{EQ} \times C_{EXT}$$

where  $R_{EQ} = 64 \text{ k}\Omega \parallel \text{R}_{\text{EXT}}$ .

The resistor ensures that DVDD not only discharges quickly during a reset or an AVDDx power loss but also resets the internal blocks correctly. Note that some power loss in this resistor is to be expected because the resistor constantly draws current from DVDD. The typical value for  $C_{EXT}$  is 10 µF and for  $R_{EXT}$  is 3 k $\Omega$ . This results in a time constant of

 $t_D = 1.32 \times R_{EQ} \times C_{EXT} = 37.8 \text{ ms}$ 

where  $R_{EQ} = 2.866 \text{ k}\Omega \ (64 \text{ k}\Omega \parallel 3 \text{ k}\Omega)$ .

Using this equation at a set  $C_{EXT}$  value, the  $R_{EXT}$  can be calculated for a desired  $\overline{PD}/\overline{RST}$  pulse period.

There is also a software reset bit (S\_RST, Bit 7 of Register 0x00) available that can be used to reset the part, but note that during an AVDDx power loss, the software reset may not ensure proper initialization because DVDD may not be stable.




Figure 14. DVDD Regulator Output Connections

### PLL AND CLOCK

The ADAU1978 has a built-in analog PLL to provide a jitter-free master clock to the internal ADC. The PLL must be programmed for the appropriate input clock frequency. The PLL\_CONTROL Register 0x01 is used for setting the PLL.

The CLK\_S bit (Bit 4) of Register 0x01 is used for setting the clock source for the PLL. The clock source can be either the MCLKIN pin or the LRCLK pin (slave mode). In LRCLK mode, the PLL can support sample rates between 32 kHz and 192 kHz.

In MCLK input mode, the MCS bits (Bits[2:0] of Register 0x01) must be set to the desired input clock frequency for the MCLKIN pin. Table 9 shows the input master clock frequency required for the most common sample rates and the MCS bit settings.


The PLL\_LOCK bit (Bit 7) of Register 0x01 indicates the lock status of the PLL. It is recommended that after initial power-up the PLL lock status be read to ensure that the PLL outputs the correct frequency before unmuting the audio outputs.

Table 9. Required Input Master Clock Frequency for
Common Sample Rates

MCS		Frequency	MCLKIN									
(Bits[2:0])	fs (kHz)	<b>Multiplication Ratio</b>	Frequency (MHz)									
000	32	$128 \times f_s$	4.096									
001	32	<b>256</b> × fs	8.192									
010	32	$384 \times f_s$	12.288									
011	32	512 × fs	16.384									
100	32	$768 \times f_s$	24.576									
000	44.1	128 × fs	5.6448									
001	44.1	$256 \times f_s$	11.2896									
010	44.1	<b>384</b> × fs	16.9344									
011	44.1	$512 \times f_s$	22.5792									
100	44.1	<b>768 × f</b> s	33.8688									
000	48	$128 \times f_s$	6.144									
001	48	<b>256</b> × fs	12.288									
010	48	$384 \times f_s$	18.432									
011	48	512 × fs	24.576									
100	48	<b>768</b> × fs	36.864									
000	96	$64 \times f_s$	6.144									
001	96	128 × fs	12.288									
010	96	192 × fs	18.432									
011	96	<b>256</b> × fs	24.576									
100	96	$384 \times f_s$	36.864									
000	192	$32 \times f_s$	6.144									
001	192	$64 \times f_s$	12.288									
010	192	$96 \times f_s$	18.432									
011	192	128 × fs	24.576									
100	192	192 × fs	36.864									

The PLL can accept the audio frame clock (sample rate clock) as the input, but the serial port must be configured as a slave, and the frame clock must be fed to the part from the master. It is strongly recommended that the PLL be disabled, reprogrammed with the new setting, and then reenabled. A lock bit is provided that can be polled via the I<sup>2</sup>C to check whether the PLL has acquired lock.

The PLL requires an external filter, which is connected at the PLL\_FILT pin (Pin 3). The recommended PLL filter circuit for MCLK or LRCLK mode is shown in Figure 15. Using NPO capacitors is recommended for temperature stability. Place the filter components close to the device for best performance.



## **Data Sheet**


### **ANALOG INPUTS**

The ADAU1978 has four differential analog inputs. The ADCs can accommodate both dc- and ac-coupled input signals.

The block diagram shown in Figure 16 represents the typical input circuit.

In most audio applications, the dc content of the signal is removed by using a coupling capacitor. However, the ADAU1978 consists of a unique input structure that allows ac coupling of the input signals. The typical input resistance is approximately 14 k $\Omega$  from each input to AGND.

The high-pass filter has a 1.4 Hz, 6 dB per octave cutoff at a 48 kHz sample rate. The cutoff frequency scales directly with the sample frequency. However, care is required in dc-coupled applications to ensure that the common-mode dc voltage does not exceed the specified limit. The input required for the full-scale ADC output (0 dBFS) is typically 2 V rms differential.



### Line Inputs

This section describes some of the possible ways to connect the line level inputs of the ADAU1978.

#### Line Input Balanced or Differential Input DC-Coupled Case

For example, for an input signal of 2 V rms differential with approximately 1.5 V common-mode dc, the signal at each input pin has a 1 V rms or 2.8 V p-p signal swing. With common-mode dc of 1.5 V, the signal can swing between (1.5 V + 1.414 V) = 2.914 V to (1.5 V - 1.414 V) = 0.086 V at each input. Therefore, this is approximately 5.6 V p-p differential across AINxP and AINxN and measures close to 0 dBFS (ac only with a dc highpass filter) at the ADC output (see Figure 17).

#### Line Input Balanced or Differential Input AC-Coupled Case

For connecting the ADAU1978 to a head unit amplifier output, ac coupling is recommended. In this case, the AINxP/AINxN pins are at a common-mode level of 1.5 V. The attenuator can be used to reduce the input level if it is more than 2 V rms.

The C1 and C2 values can be found for the required low frequency cutoff using the following equation:

*C1* or *C2* =  $1/(2 \times \pi \times f_C \times Input Resistance)$ 

where the *Input Resistance* of the ADAU1978 is 14.3 k $\Omega$  typical.

Refer to Figure 18 for information about connecting the line level inputs to the ADAU1978.

# Line Input Unbalanced or Single-Ended, Pseudo Differential AC-Coupled Case

For a single-ended application, reduce the signal swing by half because only one input is used for the signal with the other connected to 0 V. Doing this reduces the input signal capability to 1 V rms in the single-ended application and measures approximately -6.16 dBFS (ac only with a dc high-pass filter) at the ADC output.

See Figure 19 for additional information. The value of the C1/C2 is similar to the balanced ac-coupled case previously mentioned in the Line Input Balanced or Differential Input AC-Coupled Case section.




Figure 19. Connecting the Line Level Inputs—Pseudo Differential AC-Coupled Case

### ADC

The ADAU1978 contains four sigma-delta ( $\Sigma$ - $\Delta$ ) ADC channels configured as two stereo pairs with configurable differential/ single-ended inputs. The ADC can operate at a nominal sample rate of 32 kHz up to 192 kHz. The ADCs include on-board digital antialiasing filters with 79 dB stop-band attenuation and linear phase response. Digital outputs are supplied through two serial data output pins (one for each stereo pair) and a common frame clock (LRCLK) and bit clock (BCLK). Alternatively, one of the TDM modes can be used to support up to 16 channels on a single TDM data line.

With smaller amplitude input signals, a 10-bit programmable digital gain compensation for an individual channel is provided to scale up the output word to full scale. Take care to avoid overcompensation (large gain compensation), which leads to clipping and THD degradation in the ADC.

The ADCs also have a dc offset calibration algorithm to null the systematic dc offset of the ADC. This feature is useful for dc measurement applications.

### ADC SUMMING MODES

The four ADCs can be grouped into either a single stereo ADC or a single mono ADC to increase the SNR for the application. Two options are available: one option for summing two channels of the ADC and another option for summing all four channels of the ADC. Summing is performed in the digital block.

### 2-Channel Summing Mode

When the SUM\_MODE bits (Bits[7:6] of Register 0x0E) are set to 01, the Channel 1 and Channel 2 ADC data are combined and output from the SDATAOUT1 pin. Similarly, the Channel 3 and Channel 4 ADC data are combined and output from the SDATAOUT2 pin. As a result, the SNR improves by 3 dB. For this mode, both Channel 1 and Channel 2 must be connected to the same input signal source. Similarly, Channel 3 and Channel 4 must be connected to the same input signal source.




Figure 20. 2-Channel Summing Mode Connection Diagram

### 4-Channel Summing Mode

When the SUM\_MODE Bits (Bits[7:6] of Register 0x0E) are set to 10, the Channel 1 through Channel 4 ADC data are combined and output from the SDATAOUT1 pin. As a result, the SNR improves by 6 dB. For this mode, all four channels must be connected to the same input signal source.





Figure 21. 4-Channel Summing Mode Connection Diagram

# SERIAL AUDIO DATA OUTPUT PORTS, DATA FORMAT

The serial audio port comprises four pins: BCLK, LRCLK, SDATAOUT1, and SDATAOUT2. The ADAU1978 ADC outputs are available on the SDATAOUT1 and SDATAOUT2 pins in serial format. The BCLK and LRCLK pins serve as the bit clock and frame clock, respectively. The port can be operated as master or slave and can be set either in stereo mode (2-channel mode) or in TDM multichannel mode. The supported popular audio formats are I<sup>2</sup>S, left justified (LJ), and right justified (RJ).

### Stereo Mode

In 2-channel or stereo mode, the SDATAOUT1 outputs ADC data for Channel 1 and Channel 2, and the SDATOUT2 outputs ADC data for Channel 3 and Channel 4. Figure 22 through Figure 24 show the supported audio formats.



1292

### TDM Mode


Register 0x05 through Register 0x08 provide programmability for the TDM mode. The TDM slot width, data width, and channel assignment, as well as the pin used to output the data, are programmable.

By default, serial data is output on the SDATAOUT1 pin; however, the SDATA\_SEL bit (Bit 7 of Register 0x06) can be used to change the setting so that serial data is output from the SDATAOUT2 pin.

The TDM mode supports two, four, eight, or 16 channels. The ADAU1978 outputs four channels of data in the assigned slots (Figure 27 shows the TDM mode slot assignments). During the unused slots, the output pin becomes high-Z so that the same data line can be shared with other devices on the TDM bus.

The TDM port can be operated as either a master or a slave. In master mode, the BCLK and LRCLK are output from the ADAU1978, whereas in slave mode, the BCLK and LRCLK pins are set to receive the clock from the master in the system.

Both the nonpulse and pulse modes are supported. In nonpulse mode, the LRCLK signal is typically 50% of the duty cycle, whereas in pulse mode, the LRCLK signal must be at least one BCLK wide (see Figure 25 and Figure 26).



3. BCLKEDGE = 0

3. DULKEUGE = 0 4. LR\_MODE = 1 5. SLOT\_WIDTH = 00 (32 BCLKs), 01 (24 BCLKs), 10 (16 BCLKs)

Figure 26. TDM Pulse Mode Audio Format




Figure 27. TDM Mode Slot Assignment

Table 10. Bit Clock Frequency TDM Mode

	BCLK Frequency										
Mode	16-Bit Clocks Per Slot	24-Bit Clocks Per Slot	32-Bit Clocks Per Slot								
TDM2	32 × fs	$48 \times f_s$	$64 \times f_s$								
TDM4	$64 \times f_s$	<b>96</b> × fs	$128 \times f_s$								
TDM8	$128 \times f_s$	$192 \times f_s$	$256 \times f_s$								
TDM16	$256 \times f_s$	$384 \times f_s$	$512 \times f_s$								

The bit clock frequency depends on the sample rate, the slot width, and the number of bit clocks per slot. Table 10 can be used to calculate the BCLK frequency.

The sample rate ( $f_s$ ) can range from 8 kHz up to 192 kHz. However, in master mode, the maximum bit clock frequency (BCLK) is 24.576 MHz. For example, for a sample rate of 192 kHz, 128 ×  $f_s$  is the maximum possible BCLK frequency. Therefore, only 128-bit clock cycles are available per TDM frame. There are two options in this case: either operate with a 32-bit data width in TDM4 or operate with a 16-bit data width in TDM8. In slave mode, this limitation does not exist because the bit clock and frame clock are fed to the ADAU1978. Various combinations of BCLK frequencies and modes are available, but take care to choose the combination that is most suitable for the application.

### **Connection Options**

Figure 28 through Figure 32 show the available options for connecting the serial audio port in I<sup>2</sup>S or TDM mode. In TDM mode, it is recommended to include the pull-down resistor on the data signal to prevent the line from floating when the SDATAOUTx pin of the ADAU1978 becomes high-Z during an inactive period. The resistor value should be such that no more than 2 mA is drawn from the SDATAOUTx pin. Although the resistor value is typically in the 10 k $\Omega$  to 47 k $\Omega$  range, the appropriate resistor value depends on the devices on the data bus.




Figure 28. Serial Port Connection Option 1—I<sup>2</sup>S/Left Justified/Right Justified Modes, ADAU1978 Master




Figure 29. Serial Port Connection Option 2—l<sup>2</sup>S/Left Justified/Right Justified Modes, ADAU1978 Slave





Figure 30. Serial Port Connection Option 3—TDM Mode, ADAU1978 Master








Figure 32. Serial Port Connection Option 5—TDM Mode, DSP Master

## **CONTROL PORTS**

The ADAU1978 control port allows two modes of operation, either 2-wire I<sup>2</sup>C mode or 4-wire SPI mode, that are used for setting the internal registers of the part. Both the I<sup>2</sup>C and SPI modes allow read and write capability of the registers. All the registers are eight bits wide. The registers start at Address 0x00 and end at Address 0x1A.

The control port in both I<sup>2</sup>C and SPI modes is slave only and, therefore, requires the master in the system to operate. The registers can be accessed with or without the master clock to

the part. However, to operate the PLL, serial audio ports, and boost converter, the master clock is necessary.

By default, the ADAU1978 operates in I<sup>2</sup>C mode, but the part can be put into SPI mode by pulling the CLATCH pin low three times.

The control port pins are multifunctional, depending on the mode in which the part is operating. Table 11 describes the control port pin functions in both modes.

		I <sup>2</sup> C Mode	SPI Mode			
Pin No.	Mnemonic	Pin Function	Pin Type	Pin Function	Pin Type	
17	SDA/COUT	SDA data	I/O	COUT output data	0	
18	SCL/CCLK	SCL clock	1	CCLK input clock	I	
19	ADDR0/CLATCH	I <sup>2</sup> C Device Address Bit 0	I	CLATCH input	1	
20	ADDR1/CIN	I <sup>2</sup> C Device Address Bit 1	1	CIN input data	1	

#### **Table 11. Control Port Pin Functions**

### I<sup>2</sup>C MODE

The ADAU1978 supports a 2-wire serial (I<sup>2</sup>C-compatible) bus protocol. Two pins, serial data (SDA) and serial clock (SCL), are used to communicate with the system I<sup>2</sup>C master controller. In I<sup>2</sup>C mode, the ADAU1978 is always a slave on the bus, meaning that it cannot initiate a data transfer. Each slave device on the I<sup>2</sup>C bus is recognized by a unique device address. The device address and R/W byte for the ADAU1978 are shown in Table 12. The address resides in the first seven bits of the I<sup>2</sup>C write. Bit 7 and Bit 6 of the I<sup>2</sup>C address for the ADAU1978 are set by the levels on the ADDR1 and ADDR0 pins. The LSB of the first I<sup>2</sup>C byte (the R/W bit) from the master identifies whether it is a read or write operation. Logic Level 1 in the LSB (Bit 0) corresponds to a read operation, and Logic Level 0 corresponds to a write operation.

#### Table 12. I<sup>2</sup>C First Byte Format

Bit 7	Bit 6	Bit 5 Bit 4		Bit 3	Bit 2	Bit 1 Bit 0	
ADDR1	ADDR0	1	0	0	0	1	R/W

The first seven bits of the  $I^2C$  chip address for the ADAU1978 are xx10001. Bit 7 and Bit 6 of the address byte can be set using the ADDR1 and ADDR0 pins to set the chip address to the desired value.

The 7-bit I<sup>2</sup>C device address can be set to one of four of the following possible options using the ADDR1 and ADDR0 pins:

- I<sup>2</sup>C Device Address 0010001 (0x11)
- I<sup>2</sup>C Device Address 0110001 (0x31)
- I<sup>2</sup>C Device Address 1010001 (0x51)
- I<sup>2</sup>C Device Address 1110001 (0x71)

In I<sup>2</sup>C mode, both the SDA and SCL pins require that an appropriate pull-up resistor be connected to IOVDD. Ensure that the voltage on these signal lines does not exceed the voltage on the IOVDD pin. Figure 44 shows a typical connection diagram for the I<sup>2</sup>C mode.

The value of the pull-up resistor for the SDA or SCL pin can be calculated as follows.

 $Minimum R_{PULL UP} = (IOVDD - V_{IL})/I_{SINK}$ 

where:

*IOVDD* is the I/O supply voltage, typically ranging from 1.8 V up to 3.3 V.

 $V_{IL}$  is the maximum voltage at Logic Level 0 (that is, 0.4 V, as per the I<sup>2</sup>C specifications).

 $I_{\it SINK}$  is the current sink capability of the I/O pin.

The SDA pin can sink 2 mA of current; therefore, the minimum value of  $R_{PULL\,UP}$  for an IOVDD of 3.3 V is 1.5 k $\Omega.$ 

Depending on the capacitance of the board, the speed of the bus can be restricted to meet the rise time and fall time specifications.

For fast mode with a bit rate time of around 1 Mbps, the rise time must be less than 550 ns. Use the following equation to determine whether the rise time specification can be met:

 $t = 0.8473 \times R_{PULL UP} \times C_{BOARD}$ 

where  $C_{BOARD}$  must be less than 236 pF to meet the 300 ns rise time requirement.

For the SCL pin, the calculations depend on the current sink capability of the  $\rm I^2C$  master used in the system.

### Addressing

Initially, each device on the I<sup>2</sup>C bus is in an idle state and monitors the SDA and SCL lines for a start condition and the proper address. The I<sup>2</sup>C master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that an address/data stream follows. All devices on the bus respond to the start condition and acquire the next eight bits from the master (the 7-bit address plus the R/W bit) MSB first. The master sends the 7-bit device address with the R/W bit to all the slaves on the bus. The device with the matching address responds by pulling the data line (SDA) low during the ninth clock pulse. This ninth bit is known as an acknowledge bit. All other devices withdraw from the bus at this point and return to the idle condition.


The R/W bit determines the direction of the data. A Logic 0 on the LSB of the first byte means that the master is to write information to the slave, whereas a Logic 1 means that the master is to read information from the slave after writing the address and repeating the start address. A data transfer takes place until a master initiates a stop condition. A stop condition occurs when SDA transitions from low to high while SCL is held high.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence during normal read and write operations, the ADAU1978 immediately jumps to the idle condition.

Figure 33 and Figure 34 use the following abbreviations:

ACK = acknowledge

No ACK = no acknowledge



### **I<sup>2</sup>C Read and Write Operations**

Figure 35 shows the format of a single-word I<sup>2</sup>C write operation. Every ninth clock pulse, the ADAU1978 issues an acknowledge by pulling SDA low.

Figure 36 shows the format of a burst mode write sequence. This figure shows an example of a write to sequential single-byte registers. The ADAU1978 increments its address register after every byte because the requested address corresponds to a register or memory area with a 1-byte word length.

Figure 37 shows the format of a single-word I<sup>2</sup>C read operation. Note that the first  $R/\overline{W}$  bit is 0, indicating a write operation. This is because the address still needs to be written to set up the internal address. After the ADAU1978 acknowledges the receipt of the address, the master must issue a repeated start command followed by the chip address byte with the  $R/\overline{W}$  bit set to 1 (read). This causes the ADAU1978 SDA to reverse and begin driving data back to the master. The master then responds every ninth pulse with an acknowledge pulse to the ADAU1978.

Figure 38 shows the format of a burst mode read sequence. This figure shows an example of a read from sequential single-byte registers. The ADAU1978 increments its address registers after every byte because the ADAU1978 uses an 8-bit register address.

Figure 35 to Figure 38 use the following abbreviations: S = start bit P = stop bit AM = acknowledge by master

AS = acknowledge by slave

S	CHIP ADDRESS, AS R/W = 0	REGISTER ADDRESS 8 BITS	AS	DATA BYTE	Р	11292-037
---	-----------------------------	----------------------------	----	-----------	---	-----------

Figure 35. Single-Word I<sup>2</sup>C Write Format

S	CHIP ADDRESS, R/W = 0	AS	REGISTER ADDRESS 8 BITS	CHIP ADDRESS, R/W = 0	AS	DATA BYTE 1	AS	DATA BYTE 2	AS	DATA BYTE 3	AS	DATA BYTE 4	AS		Ρ	11292-038
---	-----------------------------	----	-------------------------------	-----------------------------	----	----------------	----	----------------	----	----------------	----	----------------	----	--	---	-----------

S	CHIP ADDRESS, R/W = 0	AS	REGISTER ADDRESS 8 BITS	AS	S	CHIP ADDRESS, R/W = 1	AS	DATA BYTE 1	Ρ	11292-039
---	-----------------------------	----	-------------------------------	----	---	-----------------------------	----	----------------	---	-----------

Figure 37.	Single-Word I <sup>2</sup> C Read Format

s	CHIP ADDRESS,	AS	REGISTER ADDRESS	AS	s	CHIP ADDRESS,	AS	DATA BYTE 1	AM	DATA BYTE 2	АМ	 Ρ	92-040
	R/W = 0		8 BITS			R/W = 1							1129

Figure 38. Burst Mode I<sup>2</sup>C Read Format