

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# ADC1115S125

Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs

Rev. 2 — 17 December 2010

**Product data sheet** 

## 1. General description

The ADC1115S125 is a single channel 11-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption at sample rates up to 125 Msps. Pipelined architecture and output error correction ensure the ADC1115S125 is accurate enough to guarantee zero missing codes over the entire operating range. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode, because of a separate digital output supply.

The ADC1115S125 supports the Low Voltage Differential Signalling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial Peripheral Interface (SPI) allows the user to easily configure the ADC.

The device also includes a SPI programmable full-scale to allow flexible input voltage range from 1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to input frequencies of 170 MHz or more, the ADC1115S125 is ideal for use in communications, imaging and medical applications - especially in high Intermediate Frequency (IF) applications because of the integrated input buffer. The input buffer ensures that the input impedance remains constant and low and the performance consistent over a wide frequency range.

### 2. Features and benefits

- SNR, 66.5 dBFS; SFDR, 86 dBc
- Sample rate up to 125 Msps
- 11-bit pipelined ADC core
- Clock input divided by 2 for less jitter contribution
- Integrated input buffer
- Flexible input voltage range: 1 V (p-p) to 2 V (p-p)
- CMOS or LVDS DDR digital outputs
- Pin compatible with the ADC1415S series, the ADC1215S series and the ADC1015S series

- Input bandwidth, 600 MHz
- Power dissipation, 840 mW including analog input buffer
- Serial Peripheral Interface (SPI)
- Duty cycle stabilizer
- Fast OuT-of-Range (OTR) detection
- Offset binary, two's complement, gray code
- Power-down mode and Sleep mode
- HVQFN40 package



ADC1115S125

### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 3. Applications


- Wireless and wired broadband communications
- Portable instrumentation
- Imaging systems
- Digital predistortion loop, power amplifier linearization
- Spectral analysis
- Ultrasound equipment
- Software defined radio

## 4. Ordering information

Table 1. Ordering information

Type number	f <sub>s</sub> (Msps)	Package	Package				
		Name	Description	Version			
ADC1115S125HN/C1	125	HVQFN40	plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6\times6\times0.85$ mm	SOT618-6			


## 5. Block diagram



11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description (CMOS digital outputs)

Symbol	Pin	Type <sup>[1]</sup>	Description
REFB	1	0	bottom reference
REFT	2	0	top reference
AGND	3	G	analog ground
VCM	4	0	common-mode output voltage
VDDA5V	5	Р	analog power supply 5 V
AGND	6	G	analog ground
INM	7	1	complementary analog input
INP	8	I	analog input
AGND	9	G	analog ground
VDDA3V	10	Р	analog power supply 3 V
VDDA3V	11	Р	analog power supply 3 V
CLKP	12	I	clock input
CLKM	13	1	complementary clock input
DEC	14	0	regulator decoupling node
ŌĒ	15	I	output enable, active LOW
PWD	16		power down, active HIGH

## 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

 Table 2.
 Pin description (CMOS digital outputs) ...continued

Symbol	Pin	Type <sup>[1]</sup>	Description
D10	17	0	data output bit 10 (Most Significant Bit (MSB))
D9	18	0	data output bit 9
D8	19	0	data output bit 8
D7	20	0	data output bit 7
D6	21	0	data output bit 6
D5	22	0	data output bit 5
D4	23	0	data output bit 4
D3	24	0	data output bit 3
D2	25	0	data output bit 2
D1	26	0	data output bit 1
D0	27	0	data output bit 0 (Least Significant Bit (LSB))
n.c.	28	-	not connected
n.c.	29	-	not connected
n.c.	30	-	not connected
DAV	31	0	data valid output clock
n.c.	32	-	not connected
VDDO	33	Р	output power supply
OGND	34	G	output ground
OTR	35	0	out of range
SCLK/DFS	36	1	SPI clock / data format select
SDIO/ODS	37	I/O	SPI data IO / output data standard
CS	38	I	SPI chip select
SENSE	39	ļ	reference programming pin
VREF	40	I/O	voltage reference input/output

<sup>[1]</sup> P: power supply; G: ground; I: input; O: output; I/O: input/output.

Table 3. Pin description (LVDS/DDR) digital outputs)

Symbol	Pin[1]	Type[2]	Description
D9_D10_M	17	0	differential output data D9 and D10 multiplexed, complement
D9_D10_P	18	0	differential output data D9 and D10 multiplexed, true
D7_D8_M	19	0	differential output data D7 and D8 multiplexed, complement
D7_D8_P	20	0	differential output data D7 and D8 multiplexed, true
D5_D6_M	21	0	differential output data D5 and D6 multiplexed, complement
D5_D6_P	22	0	differential output data D5 and D6 multiplexed, true
D3_D4_M	23	0	differential output data D3 and D4 multiplexed, complement
D3_D4_P	24	0	differential output data D3 and D4 multiplexed, true
D1_D2_M	25	0	differential output data D1 and D2 multiplexed, complement
D1_D2_P	26	0	differential output data D1 and D2 multiplexed, true
LOW_D0_M	27	0	differential output data D0 multiplexed, complement
LOW_D0_P	28	0	differential output data D0 multiplexed, true
n.c.	29	-	not connected

### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

Table 3. Pin description ...continued (LVDS/DDR) digital outputs)

Symbol	Pin <sup>[1]</sup>	Type <sup>[2]</sup>	Description
n.c.	30	-	not connected
DAVM	31	0	data valid output clock, complement
DAVP	32	0	data valid output clock, true

<sup>[1]</sup> Pins 1 to 16 and pins 33 to 40 are the same for both CMOS and LVDS DDR outputs (see Table 2)

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>O</sub>	output voltage	pins D10 to D0 or pins D9_D10_P to D0_D1_P and pins D9_D10_M to D0_D1_M	-0.4	+3.9	V
$V_{DDA(3V)}$	analog supply voltage 3 V	on pin VDDA3V	-0.5	+4.6	V
V <sub>DDA(5V)</sub>	analog supply voltage 5 V	on pin VDDA5V	-0.5	+6.0	V
$V_{DDO}$	output supply voltage		-0.5	+4.6	V
T <sub>stg</sub>	storage temperature		<b>–55</b>	+125	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
Tj	junction temperature		-	125	°C

## 8. Thermal characteristics

Table 5. Thermal characteristics

0	Damanatan	0	T	11
Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient		<u>11</u> 30.5	K/W
$R_{th(j-c)}$	thermal resistance from junction to case		<u>11</u> 13.3	K/W

<sup>[1]</sup> Value for six layers board in still air with a minimum of 25 thermal vias.

## 9. Static characteristics

Table 6. Static characteristics[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
V <sub>DDA(5V)</sub>	analog supply voltage 5 V		4.75	5.0	5.25	V
$V_{DDA(3V)}$	analog supply voltage 3 V		2.85	3.0	3.4	V
$V_{DDO}$	output supply voltage	CMOS mode	1.65	1.8	3.6	V
		LVDS DDR mode	2.85	3.0	3.6	V
I <sub>DDA(5V)</sub>	analog supply current 5 V	$f_{clk} = 125 \text{ Msps};$ $f_i = 70 \text{ MHz}$	-	46	-	mA

ADC1115S125

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

<sup>[2]</sup> P: power supply; G: ground; I: input; O: output; I/O: input/output.

## 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

 Table 6.
 Static characteristics
 [1]
 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DDA(3V)</sub>	analog supply current 3 V	$f_{clk}$ = 125 Msps; $f_i$ = 70 MHz	-	205	-	mA
I <sub>DDO</sub>	output supply current	CMOS mode; $f_{clk} = 125 \text{ Msps};$ $f_i = 70 \text{ MHz}$	-	11	-	mA
		LVDS DDR mode: $f_{clk} = 125 \text{ Msps};$ $f_i = 70 \text{ MHz}$	-	39	-	mA
Р	power dissipation	analog supply only	-	840	-	mW
		Power-down mode	-	2	-	mW
		Standby mode	-	40	-	mW
Clock input	s: pins CLKP and CLKM					
LVPECL						
$V_{i(clk)dif}$	differential clock input voltage	peak-to-peak	-	1.6	-	V
SINE wave						
$V_{i(clk)dif}$	differential clock input voltage	peak	-	±3.0	-	V
LVCMOS						
$V_{IL}$	LOW-level input voltage		-	-	$0.3V_{DDA(3V)}$	V
$V_{IH}$	HIGH-level input voltage		0.7V <sub>DDA(3V)</sub>	-	-	V
Logic inputs	s: pins PWD and OE					
$V_{IL}$	LOW-level input voltage		0	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		2	-	$V_{DDA(3V)}$	V
I <sub>IL</sub>	LOW-level input current		-	55	-	μΑ
I <sub>IH</sub>	HIGH-level input current		-	65	-	μΑ
Serial perip	heral interface: pins CS, SDIO/OD	OS, SCLK/DFS				
$V_{IL}$	LOW-level input voltage		0	-	$0.3V_{DDA(3V)}$	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DDA(3V)</sub>	-	$V_{DDA(3V)}$	V
I <sub>IL</sub>	LOW-level input current		-10	-	+10	μΑ
I <sub>IH</sub>	HIGH-level input current		-50	-	+50	μА
Cı	input capacitance		-	4	-	pF
Digital outp	uts, CMOS mode: pins D10 to D0	, OTR, DAV				
Output levels	s, V <sub>DDO</sub> = 3 V					
$V_{OL}$	LOW-level output voltage		OGND	-	$0.2V_{DDO}$	V
V <sub>OH</sub>	HIGH-level output voltage		$0.8V_{DDO}$	-	$V_{DDO}$	V
Co	output capacitance	high impedance; OE = HIGH	-	3	-	pF
Output levels	s, V <sub>DDO</sub> = 1.8 V					
V <sub>OL</sub>	LOW-level output voltage		OGND	-	$0.2V_{DDO}$	V
V <sub>OH</sub>	HIGH-level output voltage		$0.8V_{DDO}$	-	$V_{DDO}$	V
Digital outp	uts, LVDS mode: pins D9_D10_P	to D0_D1_P, D9_D10_M	to D0_D1_M,	DAVP and	DAVM	
Output levels	s, $V_{DDO} = 3 \text{ V only}$ , $R_{load} = 100 \Omega$					
$V_{O(offset)}$	output offset voltage	output buffer current set to 3.5 mA	-	1.2	-	V
ADC1115S125	All informa	ation provided in this document is subject to le	gal disclaimers.		© NXP B.V. 2010. All	rights reserve

## 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

 Table 6.
 Static characteristics
 [1]
 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{O(dif)} \\$	differential output voltage	output buffer current set to 3.5 mA	-	350	-	mV
Co	output capacitance		-	3	-	pF
Analog inp	outs: pins INP and INM					
II	input current		-5	-	+5	μΑ
R <sub>I</sub>	input resistance		-	550	-	Ω
C <sub>I</sub>	input capacitance		-	1.3	-	pF
V <sub>I(cm)</sub>	common-mode input voltage	$V_{INP} = V_{INM}$	0.9	1.5	2	V
B <sub>i</sub>	input bandwidth		-	600	-	MHz
V <sub>I(dif)</sub>	differential input voltage	peak-to-peak	1		2	V
Common m	node output voltage: pin VCM					
V <sub>O(cm)</sub>	common-mode output voltage		-	0.5V <sub>DDA(3V)</sub>	) -	V
I <sub>O(cm)</sub>	common-mode output current		-	4	-	mA
I/O reference	ce voltage: pin VREF					
V <sub>VREF</sub>	voltage on pin VREF	output	-	0.5 to 1	-	V
		input	0.5	-	1	V
Accuracy						
INL	integral non-linearity		-	±0.2	-	LSB
DNL	differential non-linearity	guaranteed no missing codes	-	±0.1	-	LSB
E <sub>offset</sub>	offset error		-	±2	-	mV
E <sub>G</sub>	gain error		-	±0.5	-	%FS
Supply						
PSRR	power supply rejection ratio	200 mV (p-p) on $V_{\text{DDA(3V)}}$	-	-54	-	dBc

<sup>[1]</sup> Typical values measured at  $V_{DDA(3V)} = 3$  V,  $V_{DDO} = 1.8$  V,  $V_{DDA(5V)} = 5$  V;  $T_{amb} = 25$  °C and  $C_L = 5$  pF; minimum and maximum values are across the full temperature range  $T_{amb} = -40$  °C to +85 °C at  $V_{DDA(3V)} = 3$  V,  $V_{DDO} = 1.8$  V,  $V_{DDA(5V)} = 5$  V,  $V_{INP} - V_{INM} = -1$  dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 10. Dynamic characteristics

### 10.1 Dynamic characteristics

Table 7. Dynamic characteristics[1]

Symbol	Parameter	Conditions		Unit		
			Min	Тур	Max	
Analog sigi	nal processing			'	'	
$\alpha_{2H}$	second harmonic level	$f_i = 3 MHz$	-	88	-	dBc
		$f_i = 30 \text{ MHz}$	-	87	-	dBc
		$f_i = 70 \text{ MHz}$	-	85	-	dBc
		$f_i = 170 \text{ MHz}$	-	83	-	dBc
αзн	third harmonic level	$f_i = 3 \text{ MHz}$	-	87	-	dBc
		$f_i = 30 \text{ MHz}$	-	86	-	dBc
		$f_i = 70 \text{ MHz}$	-	84	-	dBc
		$f_i = 170 \text{ MHz}$	-	82	-	dBc
THD	total harmonic distortion	$f_i = 3 \text{ MHz}$	-	84	-	dBc
		$f_i = 30 \text{ MHz}$	-	83	-	dBc
		$f_i = 70 \text{ MHz}$	-	81	-	dBc
		$f_i = 170 \text{ MHz}$	-	79	-	dBc
ENOB	effective number of bits	$f_i = 3 \text{ MHz}$	-	10.7	-	bits
		$f_i = 30 \text{ MHz}$	-	10.7	-	bits
		$f_i = 70 \text{ MHz}$	-	10.7	-	bits
		$f_i = 170 \text{ MHz}$	-	10.6	-	bits
SNR	signal-to-noise ratio	$f_i = 3 \text{ MHz}$	-	66.2	-	dBFS
		$f_i = 30 \text{ MHz}$	-	66.2	-	dBFS
		f <sub>i</sub> = 70 MHz	-	66.0	-	dBFS
		f <sub>i</sub> = 170 MHz	-	65.8	-	dBFS
SFDR	spurious-free dynamic	$f_i = 3 \text{ MHz}$	-	87	-	dBc
	range	$f_i = 30 \text{ MHz}$	-	86	-	dBc
		f <sub>i</sub> = 70 MHz	-	84	-	dBc
		$f_i = 170 \text{ MHz}$	-	82	-	dBc
IMD	Intermodulation distortion	$f_i = 3 \text{ MHz}$	-	89	-	dBc
		$f_i = 30 \text{ MHz}$	-	88	-	dBc
		$f_i = 70 \text{ MHz}$	-	86	-	dBc
		$f_i = 170 \text{ MHz}$	-	84	-	dBc

<sup>[1]</sup> Typical values measured at  $V_{DDA(3V)} = 3$  V,  $V_{DDO} = 1.8$  V,  $V_{DDA(5V)} = 5$  V;  $V_{DDA(5V)} = 5$  V;  $V_{DDO} = 25$  °C and  $V_{DDA(5V)} = 5$  PF; minimum and maximum values are across the full temperature range  $V_{Amb} = -40$  °C to  $V_{Amb} = -40$  °C

### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 10.2 Clock and digital output timing

Table 8. Clock and digital output timing characteristics[1]


Table 6. C	lock and digital output til	illing characteristics				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>Clock timing</b>	input: pins CLKP and CI	_KM				
f <sub>clk</sub>	clock frequency		100	-	125	MHz
t <sub>lat(data)</sub>	data latency time		-	13.5	-	clock cycles
$\delta_{\text{clk}}$	clock duty cycle	DCS_EN = 1	30	50	70	%
		DCS_EN = 0	45	50	55	%
$t_{d(s)}$	sampling delay time		-	8.0	-	ns
t <sub>wake</sub>	wake-up time		-	76	-	μS
<b>CMOS Mode</b>	timing output: pins D10	to D0 and DAV				
t <sub>PD</sub>	propagation delay	DATA	8.2	9.7	11.3	ns
		DAV	-	3.4	-	ns
t <sub>su</sub>	set-up time		-	5.6	-	ns
t <sub>h</sub>	hold time		-	2.8	-	ns
t <sub>r</sub>	rise time	DATA	[2] 0.39	-	2.4	ns
		DAV	0.26	-	2.4	ns
t <sub>f</sub>	fall time	DATA	<b>2</b> 0.19	-	2.4	ns
LVDS DDR m	node timing output: pins	D9_D10_P to D0_D1_P, [	D9_D10_M to D0_D	1_M, DAVP	and DAVM	
t <sub>PD</sub>	propagation delay	DATA	2.2	4.0	6.6	ns
		DAV	-	2.2	-	ns
t <sub>su</sub>	set-up time		-	1.9	-	ns
t <sub>h</sub>	hold time		-	1.7	-	ns
t <sub>r</sub>	rise time	DATA	<u>3</u> 0.5	-	5	ns
		DAV	0.18	-	2.4	ns
t <sub>f</sub>	fall time	DATA	<u>3</u> 0.15	-	1.6	ns


<sup>[1]</sup> Typical values measured at  $V_{DDA(3V)} = 3$  V,  $V_{DDO} = 1.8$  V,  $V_{DDA(5V)} = 5$  V;  $V_{DDA(5V)} = 5$  V;  $V_{DDO} = 1.8$  V,  $V_{DDA(5V)} = 5$  PF; minimum and maximum values are across the full temperature range  $V_{amb} = -40$  °C to  $V_{amb} = -40$  °C to

<sup>[2]</sup> Measured between 20 % to 80 % of  $V_{DDO}$ .

<sup>[3]</sup> Rise time measured from -50 mV to +50 mV; fall time measured from +50 mV to -50 mV.

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs






## 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 10.3 SPI timings

Table 9. SPI timings characteristics[1]


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{w(SCLK)}$	SCLK pulse width		-	40	-	ns
tw(SCLKH)	SCLK HIGH pulse width		-	16	-	ns
tw(SCLKL)	SCLK LOW pulse width		-	16	-	ns
t <sub>su</sub>	set-up time	data to SCLK HIGH	-	5	-	ns
		CS to SCLK HIGH	-	5	-	ns
t <sub>h</sub>	hold time	data to SCLK HIGH	-	2	-	ns
		CS to SCLK HIGH	-	2	-	ns
f <sub>clk(max)</sub>	maximum clock frequency		-	25	-	MHz

<sup>[1]</sup> Typical values measured at  $V_{DDA(3V)}=3$  V,  $V_{DDO}=1.8$  V,  $V_{DDA(5V)}=5$  V,  $T_{amb}=25$  °C and  $C_L=5$  pF; minimum and maximum values are across the full temperature range  $T_{amb}=-40$  °C to +85 °C at  $V_{DDA}=3$  V,  $V_{DDO}=1.8$  V.



### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs


## 10.4 Typical characteristics



 $T = 25 \,^{\circ}C; V_{DD} = 3 \, V; f_i = 170 \, MHz; f_s = 125 \, Msps$ 

- (1) DCS on
- (2) DCS off


Fig 7. Spurious-free dynamic range as a function of duty cycle  $(\delta)$ 



 $T = 25 \, ^{\circ}\text{C}$ ;  $V_{DD} = 3 \, \text{V}$ ;  $f_i = 170 \, \text{MHz}$ ;  $f_s = 125 \, \text{Msps}$ 


- (1) DCS on
- (2) DCS off

Fig 8. Signal-to-noise ratio as a function of duty cycle  $(\delta)$ 



- (1)  $T_{amb} = -40 \,^{\circ}\text{C}$ , typical supply voltages
- (2)  $T_{amb} = +25$  °C, typical supply voltages
- (3)  $T_{amb} = +90 \, ^{\circ}C$ , typical supply voltages


Fig 9. Spurious-free dynamic range as a function of duty cycle ( $\delta)$ 



- (1)  $T_{amb} = -40 \,^{\circ}\text{C}$ , typical supply voltages
- (2)  $T_{amb} = +25 \,^{\circ}\text{C}$ , /typical supply voltages
- (3)  $T_{amb} = +90 \, ^{\circ}C$ , typical supply voltages

Fig 10. Signal-to-noise ratio as a function of duty cycle  $(\delta)$ 

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs






Fig 11. Spurious-free dynamic range as a function of common-mode input voltage (V<sub>i(cm)</sub>)

Fig 12. Signal-to-noise ratio as a function of common-mode input voltage (V<sub>i(cm)</sub>)

## 11. Application information


#### 11.1 Device control

The ADC1115S125 can be controlled via the Serial Peripheral Interface (SPI control mode) or directly via the I/O pins (Pin control mode).

### 11.1.1 SPI and Pin control modes

The device enters Pin control mode at power-up, and remains in this mode as long as pin  $\overline{\text{CS}}$  is held HIGH. In Pin control mode, the SPI pins SDIO,  $\overline{\text{CS}}$  and SCLK are used as static control pins.

SPI control mode is enabled by forcing pin  $\overline{CS}$  LOW. Once SPI control mode has been enabled, the device remains in this mode. The transition from Pin control mode to SPI control mode is illustrated in Figure 13.



When the device enters SPI control mode, the output data standard and data format are determined by the level on pin SDIO as soon as a transition is triggered by a falling edge on  $\overline{\text{CS}}$ .

ADC1115S125

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

#### 11.1.2 Operating mode selection

The active ADC1115S125 operating mode (Power-up, Power-down or Sleep) can be selected via the SPI interface (see  $\underline{\text{Table 19}}$ ) or using pins PWD and  $\overline{\text{OE}}$  in Pin control mode, as described in  $\underline{\text{Table 10}}$ .

Table 10. Operating mode selection via pin PWD and  $\overline{\text{OE}}$ 

Pin PWD	Pin OE	Operating mode	Output high-Z
0	0	Power-up	no
0	1	Power-up	yes
1	0	Sleep	yes
1	1	Power-down	yes

#### 11.1.3 Selecting the output data standard

The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface (see <u>Table 23</u>) or using pin ODS in Pin control mode. LVDS DDR is selected when ODS is HIGH, otherwise CMOS is selected.

#### 11.1.4 Selecting the output data format

The output data format can be selected via the SPI interface (offset binary, two's complement or gray code; see <u>Table 23</u>) or using pin DFS in Pin control mode (offset binary or two's complement). Offset binary is selected when DFS is LOW. When DFS is HIGH, two's complement is selected.

## 11.2 Analog inputs


#### 11.2.1 Input stage

The analog input of the ADC1115S125 supports a differential or a single-ended input drive. Optimal performance is achieved using differential inputs. The ADC inputs are internally biased and need to be decoupled.

The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p) via a programmable internal reference (see Section 11.3 and Table 21).

The equivalent circuit of the input buffer followed by the Sample and Hold (S/H) input stage, including ElectroStatic Discharge (ESD) protection and circuit and package parasitics, is shown in Figure 14.

### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs



The integrated input buffer offers the following advantages:


- The kickback effect is avoided the charge injection and glitches generated by the S/H input stage are isolated from the input circuitry. So there's no need for additional filtering.
- The input capacitance is very low and constant over a wide frequency range, which makes the ADC1115S125 easy to drive.

The sample phase occurs when the internal clock (derived from the clock signal on pin CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the clock signal goes LOW, the stage enters the hold phase and the voltage information is transmitted to the ADC core.

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

#### 11.2.2 Transformer

The configuration of the transformer circuit is determined by the input frequency. The configuration shown in Figure 15 would be suitable for a baseband application.



The configuration shown in <u>Figure 16</u> is recommended for high frequency applications. In both cases, the choice of transformer is a compromise between cost and performance.





Fig 16. Dual transformer configuration suitable for high intermediate frequency application

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 11.3 System reference and power management

#### 11.3.1 Internal/external references

The ADC1115S125 has a stable and accurate built-in internal reference voltage to adjust the ADC full-scale. This reference voltage can be set internally via SPI or with pins VREF and SENSE (programmable in 1 dB steps between 0 dB and –6 dB via control bits INTREF[2:0] when bit INTREF\_EN = logic 1; see <u>Table 21</u>). See <u>Figure 18</u> to <u>Figure 21</u>. The equivalent reference circuit is shown in <u>Figure 17</u>. External reference is also possible by providing a voltage on pin VREF as described in <u>Figure 20</u>.



If bit INTREF\_EN is set to logic 0, the reference voltage is determined either internally or externally as detailed in Table 11.

Table 11. Reference selection


Selection	SPI bit INTREF_EN	SENSE pin	VREF pin	Full-scale (p-p)
internal ( <u>Figure 18</u> )	0	AGND	330 pF capacitor to AGND	2 V
internal ( <u>Figure 19</u> )	0	pin VREF con via a 330 pF c	1 V	
external (Figure 20)	0	V <sub>DDA(3V)</sub>	external voltage between 0.5 V and 1 V[1]	1 V to 2 V
internal via SPI (Figure 21)	1	pin VREF con via 330 pF cap	1 V to 2 V	

<sup>[1]</sup> The voltage on pin VREF is doubled internally to generate the internal reference voltage.

ADC1115S125

#### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

<u>Figure 18</u> to <u>Figure 21</u> illustrate how to connect the SENSE and VREF pins to select the required reference voltage source.



#### 11.3.2 Programmable full-scale

The full-scale is programmable between 1 V (peak-to-peak) to 2 V (peak-to-peak) (see Table 12).

Table 12. Reference SPI gain control

INTREF	Gain	Full-scale (p-p)	
000	0 dB	2 V	
001	−1 dB	1.78 V	
010	−2 dB	1.59 V	
011	−3 dB	1.42 V	
100	−4 dB	1.26 V	
101	−5 dB	1.12 V	
110	−6 dB	1 V	
111	reserved	Х	

### 11.3.3 Common-mode output voltage (V<sub>O(cm)</sub>)

A 0.1 µF filter capacitor should be connected between pin VCM and ground.

## 11.3.4 Biasing


The common-mode input voltage  $(V_{I(cm)})$  on pins INP and INM is set internally. The input buffer bias current can be set to one of three levels (high, medium or low) via the SPI (see <u>Table 22</u>).


### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 11.4 Clock input

#### 11.4.1 Drive modes

The ADC1115S can be driven differentially (LVPECL). It can also be driven by a single-ended Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) signal connected to pin CLKP (pin CLKM should be connected to ground via a capacitor) or CLKM (pin CLKP should be connected to ground via a capacitor).






11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 11.4.2 Equivalent input circuit

The equivalent circuit of the input clock buffer is shown in Figure 24. The common-mode voltage of the differential input stage is set via internal 5 k $\Omega$  resistors.



Single-ended or differential clock inputs can be selected via the SPI interface (see  $\underline{\text{Table 20}}$ ). If single-ended is enabled, the input pin (CLKM or CLKP) is selected via control bit SE\_SEL.

If single-ended is implemented without setting bit SE\_SEL to the appropriate value, the unused pin should be connected to ground via a capacitor.

#### 11.4.3 Duty cycle stabilizer

The duty cycle stabilizer can improve the overall performances of the ADC by compensating the duty cycle of the input clock signal. When the duty cycle stabilizer is active (bit DCS\_EN = logic 1; see  $\underline{\text{Table 20}}$ ), the circuit can handle signals with duty cycles of between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled (DCS\_EN = logic 0), the input clock signal should have a duty cycle of between 45% and 55%.

#### 11.4.4 Clock input divider

The ADC1115S125 contains an input clock divider that divides the incoming clock by a factor of 2 (when bit CLKDIV = logic 1; see <u>Table 20</u>). This feature allows the user to deliver a higher clock frequency with better jitter performance, leading to a better SNR result once acquisition has been performed.


11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 11.5 Digital outputs

#### 11.5.1 Digital output buffers: CMOS mode

The digital output buffers can be configured as CMOS by setting bit LVDS\_CMOS to logic 0 (see Table 23).

Each digital output has a dedicated output buffer. The equivalent circuit of the CMOS digital output buffer is shown in <u>Figure 25</u>. The buffer is powered by a separate OGND/V<sub>DDO</sub> to ensure 1.8 V to 3.3 V compatibility and is isolated from the ADC core. Each buffer can be loaded by a maximum of 10 pF.




The output resistance is 50  $\Omega$  and is the combination of the an internal resistor and the equivalent output resistance of the buffer. There is no need for an external damping resistor. The drive strength of both data and DAV buffers can be programmed via the SPI in order to adjust the rise and fall times of the output digital signals (see Table 30):


11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

## 11.5.2 Digital output buffers: LVDS DDR mode

The digital output buffers can be configured as LVDS DDR by setting bit LVDS\_CMOS to logic 1 (see <u>Table 23</u>).



Each output should be terminated externally with a 100  $\Omega$  resistor (typical) at the receiver side (<u>Figure 26</u>) or internally via SPI control bits LVDS\_INT\_TER[2:0] (see <u>Figure 27</u> and Table 32).



The default LVDS DDR output buffer current is set to 3.5 mA. It can be programmed via the SPI (bits DAVI[1:0] and DATAI[1:0]; see <u>Table 31</u>) in order to adjust the output logic voltage levels.

Table 13. LVDS DDR output register 2

LVDS_INT_TER[2:0]	Resistor value ( $\Omega$ )
000	no internal termination
001	300
010	180
011	110
100	150

ADC1115S125

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

Table 13. LVDS DDR output register 2 ... continued

LVDS_INT_TER[2:0]	Resistor value ( $\Omega$ )
101	100
110	81
111	60

#### 11.5.3 DAta Valid (DAV) output clock

A data valid output clock signal (DAV) is provided that can be used to capture the data delivered by the ADC1115S125. Detailed timing diagrams for CMOS and LVDS DDR modes are provided in Figure 4 and Figure 5 respectively.

#### 11.5.4 Out-of-Range (OTR)

An out-of-range signal is provided on pin OTR. The latency of OTR is fourteen clock cycles. The OTR response can be speeded up by enabling Fast OTR (bit FASTOTR = logic 1; see <u>Table 29</u>). In this mode, the latency of OTR is reduced to only four clock cycles. The Fast OTR detection threshold (below full-scale) can be programmed via bits FASTOTR DET[2:0].

Table 14. Fast OTR register

FASTOTR_DET[2:0]	Detection level (dB)
000	-20.56
001	-16.12
010	-11.02
011	-7.82
100	-5.49
101	-3.66
110	-2.14
111	-0.86

#### 11.5.5 Digital offset

By default, the ADC1115S125 delivers output code that corresponds to the analog input. However it is possible to add a digital offset to the output code via the SPI (bits DIG\_OFFSET[5:0]; see <u>Table 25</u>).

#### 11.5.6 Test patterns

For test purposes, the ADC1115S125 can be configured to transmit one of a number of predefined test patterns (via bits TESTPAT\_SEL[2:0]; see <u>Table 26</u>). A custom test pattern can be defined by the user (TESTPAT\_USER; see <u>Table 27</u> and <u>Table 28</u>) and is selected when TESTPAT\_SEL[2:0] = 101. The selected test pattern is transmitted regardless of the analog input.

11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs

#### 11.5.7 Output codes versus input voltage

Table 15. Output codes

$V_{INP} - V_{INM}$	Offset binary	Two's complement	OTR pin
< -1	000 0000 0000	100 0000 0000	1
-1.0000000	000 0000 0000	100 0000 0000	0
-0.9990234	000 0000 0001	100 0000 0001	0
-0.9980469	000 0000 0010	100 0000 0010	0
-0.9970703	000 0000 0011	100 0000 0011	0
-0.996093	000 0000 0100	100 0000 0100	0
			0
-0.0019531	011 1111 1110	111 1111 1110	0
-0.0009766	011 1111 1111	111 1111 1111	0
0.0000000	100 0000 0000	000 0000 0000	0
+0.0009766	100 0000 0001	000 0000 0001	0
+0.0019531	100 0000 0010	000 0000 0010	0
			0
+0.9960938	111 1111 1011	011 1111 1011	0
+0.9970703	111 1111 1100	011 1111 1100	0
+0.9980469	111 1111 1101	011 1111 1101	0
+0.9990234	111 1111 1110	011 1111 1110	0
+1.0000000	111 1111 1111	011 1111 1111	0
> +1	111 1111 1111	011 1111 1111	1

### 11.6 Serial Peripheral Interface (SPI)

#### 11.6.1 Register description

The ADC1115S125 serial interface is a synchronous serial communications port that allows easy interfacing with many commonly-used microprocessors. It provides access to the registers that control the operation of the chip.

This interface is configured as a 3-wire type (SDIO as bidirectional pin)

Pin SCLK is the serial clock input and  $\overline{CS}$  is the chip select pin.

Each read/write operation is initiated by a LOW level on CS. A minimum of three bytes is transmitted (two instruction bytes and at least one data byte). The number of data bytes is determined by the value of bits W1 and W2 (see <u>Table 17</u>).

Table 16. Instruction bytes for the SPI

	MSB							LSB
Bit	7	6	5	4	3	2	1	0
Description	R/W[1]	W1[2]	W0[2]	A12	A11	A10	A9	A8
	A7	A6	<b>A</b> 5	A4	A3	A2	A1	A0

<sup>[1]</sup> Bit  $R/\overline{W}$  indicates whether it is a read (logic 1) or a write (logic 0) operation.

<sup>[2]</sup> Bits W1 and W0 indicate the number of bytes to be transferred after the instruction byte (see Table 17).

#### 11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs


Table 17. Number of data bytes to be transferred after the instruction bytes

W1	W0	Number of bytes transmitted
0	0	1 byte
0	1	2 bytes
1	0	3 bytes
1	1	4 bytes or more

Bits A12 to A0 indicate the address of the register being accessed. In the case of a multiple byte transfer, this address is the first register to be accessed. An address counter is increased to access subsequent addresses.

The steps involved in a data transfer are as follows:

- 1. A falling edge on  $\overline{\text{CS}}$  in combination with a rising edge on SCLK determine the start of communications.
- 2. The first phase is the transfer of the 2-byte instruction.
- 3. The second phase is the transfer of the data which can vary in length but is always a multiple of 8 bits. The MSB is always sent first (for instruction and data bytes).
- 4. A rising edge on  $\overline{\text{CS}}$  indicates the end of data transmission.



#### 11.6.2 Default modes at start-up

During circuit initialization, it does not matter which output data standard has been selected. At power-up, the device enters Pin control mode.

A falling edge on  $\overline{\text{CS}}$  triggers a transition to SPI control mode. When the ADC1115S125 enters SPI control mode, the output data standard (CMOS/LVDS DDR) is determined by the level on pin SDIO (see <u>Figure 29</u>). Once in SPI control mode, the output data standard can be changed via bit LVDS/CMOS in <u>Table 23</u>.

When the ADC1115S125 enters SPI control mode, the output data format (two's complement or offset binary) is determined by the level on pin SCLK (gray code can only be selected via the SPI). Once in SPI control mode, the output data format can be changed via bit DATA FORMAT[1:0] in Table 23.