# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### <span id="page-1-0"></span>**FEATURES**

**Two [\(ADE7912\)](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) or three [\(ADE7913\)](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) isolated, Σ-∆ analog-todigital converters (simultaneously sampling ADCs) Integrated isoPower, isolated dc-to-dc converter On-chip temperature sensor 4-wire SPI serial interface Up to [4 ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices clocked from a single crystal or an external clock Synchronization of multipl[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices ±31.25 mV peak input range for current channel ±500 mV peak input range for voltage channels Reference drift: 10 ppm/°C typical Single 3.3 V supply 20-lead, wide-body SOIC package with 8.3 mm creepage Operating temperature: −40°C to +85°C [Safety and regulatory approvals](http://www.analog.com/icouplersafety?doc=ade7912_7913.pdf) UL recognition 5000 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A IEC 61010-1: 300 V rms**

**VDE certificate of conformity DIN VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 846 V peak**

### <span id="page-1-1"></span>**APPLICATIONS**

**Shunt-based polyphase meters Power quality monitoring Solar inverters Process monitoring Protective devices Isolated sensor interfaces Industrial PLCs**

### <span id="page-1-3"></span>**GENERAL DESCRIPTION**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)<sup>1</sup> are isolated, 3-channel Σ-Δ ADCs for polyphase energy metering applications using shunt current sensors. Data and power isolation are based on the Analog Devices, Inc., iCoupler® technology. The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) features two ADCs, and th[e ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) features three ADCs. The current ADC provides a 67 dB signal-to-noise ratio (SNR) over a 3 kHz signal bandwidth, whereas the voltage ADCs provide an SNR of 72 dB over the same bandwidth. One channel is dedicated to measuring the voltage

## 3-Channel, Isolated, Sigma-Delta ADC with SPI

## Data Sheet **[ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)**

<span id="page-1-2"></span>

across a shunt when the shunt is used for current sensing. Up to two additional channels are dedicated to measuring voltages, which are usually sensed using resistor dividers. One voltage channel can measure the temperature of the die via an internal sensor. Th[e ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) includes three channels: one current and two voltage channels. Th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) has one voltage channel but is otherwise identical to the [ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) 

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,329; 6,262,600; 7,489,526; 7,558,080; 8,892,933. Other patents are pending.

#### **Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADE7912_7913.pdf&product=ADE7912%20ADE7913&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

## ADE7912/ADE7913 Data Sheet

### TABLE OF CONTENTS



### <span id="page-2-0"></span>**REVISION HISTORY**



### **4/2015—Rev. 0 to Rev. A**







**11/2013—Revision 0: Initial Version**

### Data Sheet **ADE7912/ADE7913**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) include isoPower®, an integrated, isolated dc-to-dc converter. Based on the Analog Devices iCoupler technology, the dc-to-dc converter provides the regulated power required by the first stage of the ADCs at a 3.3 V input supply. isoPower eliminates the need for an external dc-to-dc isolation block. The iCoupler chip scale transformer technology also isolates the logic signals between the first and second stages of the ADC. The result is a small form factor, total isolation solution.

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) configuration and status registers are accessed via a bidirectional SPI serial port for easy interfacing with microcontrollers.

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) can be clocked from a crystal or an external clock signal. To minimize the system bill of materials, the master [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) can drive the clocks of up to three additiona[l ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices.

Multipl[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices can be synchronized to sample at the same moment and provide coherent outputs.

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are available in a 20-lead, Pb-free, wide-body SOIC package with 8.3 mm creepage.

### <span id="page-4-0"></span>FUNCTIONAL BLOCK DIAGRAMS



Figure 3[. ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Functional Block Diagram

### <span id="page-5-0"></span>**SPECIFICATIONS**

VDD = 3.3 V ± 10%, GND = 0 V, on-chip reference, XTAL1 = 4.096 MHz,  $T_{MIN}$  to  $T_{MAX}$  = -40°C to +85°C,  $T_A$  = 25°C (typical).

### <span id="page-5-1"></span>**Table 1.**



## ADE7912/ADE7913 Data Sheet



<sup>1</sup> See the [Terminology](#page-16-0) section for a definition of the parameters.

<sup>2</sup> CLKIN is the internal clock of th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) It is the frequency at which the part is clocked at the XTAL1 pin.

<sup>3</sup> XTAL1/XTAL2 total capacitances refer to the net capacitances on each pin. Each capacitance is the sum of the parasitic capacitance at the pin and the capacitance of the ceramic capacitor connected between the pin and GND. See the ADE7912/ADE7913 Clock section for more details.

<sup>4</sup> CLKOUT delay from XTAL1 is the delay that occurs from a high to low transition at the XTAL1 pin to a synchronous high to low transition at the CLKOUT/DREADY pin when CLKOUT functionality is enabled.

### <span id="page-7-0"></span>**REGULATORY APPROVALS**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are approved by the organizations listed in [Table 2.](#page-7-2) Refer t[o Table 8 a](#page-10-3)nd the [Insulation Lifetime](#page-22-1) section for more information about the recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Note tha[t Table 8 p](#page-10-3)resents the maximum working voltages for 50-year minimum lifetime: 400 V rms for ac voltages and 1173 V peak for dc voltages. Greater working voltages shorten the lifetime of the product (see the [Insulation Lifetime](#page-22-1) section). Some certifications in [Table 2](#page-7-2) state greater maximum working voltages than the values presented in [Table 8.](#page-10-3) Therefore, use th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) only for working voltages lower than those presented in [Table 8 \(](#page-10-3)400 V rms for ac voltages and 1173 V peak for dc voltages).

#### <span id="page-7-2"></span>**Table 2. Regulatory Approvals**



1 In accordance with UL 1577, eac[h ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit  $= 15 \mu A$ ).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, eac[h ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates DIN VDE V 0884-10 (VDE V 0884-10):2006-12 approval.

<sup>3</sup> At this maximum working voltage, the approximate predicted lifetime is 0.2 years under 50 Hz, 60 Hz ac voltages.

<sup>4</sup> At this maximum working voltage, the approximate predicted lifetime is 8 years under 50 Hz, 60 Hz ac voltages.

### <span id="page-7-1"></span>**INSULATION AND SAFETY RELATED SPECIFICATIONS**

**Table 3. Critical Safety Related Dimensions and Material Properties**



### <span id="page-8-0"></span>**DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 INSULATION CHARACTERISTICS**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits.

#### **Table 4. VDE Characteristics**





<span id="page-8-1"></span>Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

### <span id="page-9-0"></span>**TIMING CHARACTERISTICS**

VDD = 3.3 V ± 10%, GND = 0 V, on-chip reference, CLKIN = 4.096 MHz, T<sub>MIN</sub> to T<sub>MAX</sub> = -40°C to +85°C.

### **Table 5. SPI Interface Timing Parameters**



<sup>1</sup> Minimum and maximum specifications are guaranteed by design.



Figure 5. SPI Interface Timing



Figure 6. Load Circuit for Timing Specifications

### <span id="page-10-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 6.**



<sup>1</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

<sup>2</sup> Analog Devices recommends that reflow profiles used in soldering RoHS compliant devices conform to J-STD-020D.1 from JEDEC. Refer to JEDEC for the latest revision of this standard.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-10-1"></span>**THERMAL RESISTANCE**

θ<sub>JA</sub> and θ<sub>JC</sub> are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

### **Table 7. Thermal Resistance**



### <span id="page-10-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### <span id="page-10-3"></span>**Table 8. Maximum Continuous Working Voltage Supporting a 50-Year Minimum Lifetime[1](#page-16-1)**



<sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See th[e Insulation Lifetime](#page-22-1) section for more details.

Note that greater working voltages than the values presented i[n Table 8 s](#page-10-3)horten the lifetime of the product (see th[e Insulation Lifetime](#page-22-1) section). Therefore, although some certifications in [Table 2](#page-7-2) state bigger maximum working voltages, use th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) only for working voltages lower than the values presented in thi[s Table 8.](#page-10-3) 

### <span id="page-11-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 7. Pin Configuration

### **Table 9. Pin Function Descriptions**

<span id="page-11-1"></span>

## ADE7912/ADE7913 Data Sheet



### <span id="page-13-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Current Channel FFT, ±31.25 mV, 50 Hz Pseudo Differential Input Signal,  $ADC_FREQ = 8$  kHz, BW = 3300 Hz



Figure 9. Current Channel FFT, ±31.25 µV, 50 Hz Pseudo Differential Input Signal,  $ADC_FREQ = 8$  kHz, BW = 3300 Hz



Figure 10. Voltage Channel V1 FFT, ±500 mV, 50 Hz Pseudo Differential Input Signal, ADC\_FREQ = 8 kHz, BW = 3300 Hz



Figure 11. Voltage Channel V1 FFT, ±500 µV, 50 Hz Pseudo Differential Input Signal,  $ADC_FREQ = 8$  kHz,  $BW = 3300$  Hz



Figure 12. Voltage Channel V2 FFT, ±500 mV, 50 Hz Pseudo Differential Input Signal,  $ADC_FREQ = 8$  kHz,  $BW = 3300$  Hz



Figure 13. Voltage Channel V2 FFT, ±500 µV, 50 Hz Pseudo Differential Input Signal, ADC\_FREQ = 8 kHz, BW = 3300 Hz

### ADE7912/ADE7913 Data Sheet



Figure 14. Cumulative Histogram of the Current Channel ADC Gain Temperature Coefficient for Temperatures Between −40°C and +25°C



Figure 15. Cumulative Histogram of the Current Channel ADC Gain Temperature Coefficient for Temperatures Between 25°C and 85°C



Figure 16. Cumulative Histogram of the Voltage Channel V1 ADC Gain Temperature Coefficient for Temperatures Between −40°C and +25°C







Figure 18. Cumulative Histogram of the Voltage Channel V2 ADC Gain Temperature Coefficient for Temperatures Between −40°C and +25°C



Figure 19. Cumulative Histogram of the Voltage Channel V2 ADC Gain Temperature Coefficient for Temperatures Between 25°C and 85°C

## <span id="page-15-0"></span>TEST CIRCUIT

<span id="page-15-1"></span>

### <span id="page-16-0"></span>**TERMINOLOGY**

### **Pseudo Differential Signal Voltage Range Between IP and IM, V1P and VM, and V2P and VM Pins**

The range represents the peak-to-peak pseudo differential voltage that must be applied to the ADCs to generate a full-scale response when the IM and VM pins are connected to GND<sub>ISO</sub>, Pin 2. The IM and VM pins are connected to GND<sub>ISO</sub> using antialiasing filters (se[e Figure 20\)](#page-15-1). [Figure 21](#page-16-2) illustrates the input voltage range between IP and IM[; Figure 22](#page-16-3) illustrates the input voltage range between V1P and VM and between V2P and VM.



<span id="page-16-2"></span><span id="page-16-1"></span>Figure 21. Pseudo Differential Input Voltage Range Between IP and IM Pins



<span id="page-16-3"></span>Figure 22. Pseudo Differential Input Voltage Range Between V1P and VM Pins and Between V2P and VM Pins

### **Maximum VM and IM Voltage Range**

The range represents the maximum allowed voltage at VM and IM pins relative to GND<sub>ISO</sub>, Pin 10.

### **Crosstalk**

Crosstalk represents leakage of signals, usually via capacitance between circuits. Crosstalk is measured in the current channel by setting the IP and IM pins to GND<sub>ISO</sub>, Pin 10, supplying a full-scale alternate differential voltage between the V1P and VM pins and between the V2P and VM pins of the voltage channel, and measuring the output of the current channel. It is measured in the V1P voltage channel by setting the V1P and VM pins to GND<sub>ISO</sub>, Pin 10, supplying a full-scale alternate differential voltage at the IP and V2P pin, and measuring the output of the V1P channel. Crosstalk is measured in the V2P voltage channel by setting the V2P and VM pins to GND<sub>ISO</sub>, Pin 10, supplying a fullscale alternate differential voltage at the IP and V1P pins, and measuring the output of the V2P channel. The crosstalk is equal to the ratio between the grounded ADC output value and the ADC full-scale output value. The ADC outputs are acquired for 2 sec. Crosstalk is expressed in decibels.

#### **Input Impedance to Ground (DC)**

The input impedance to ground represents the impedance measured at each ADC input pin (IP, IM, V1P, V2P, and VM) with respect to GND<sub>ISO</sub>, Pin 10.

### **ADC Offset Error**

ADC offset error is the difference between the average measured ADC output code with both inputs connected to GND<sub>ISO</sub> and the ideal ADC output code. The magnitude of the offset depends on the input range of each channel.

#### **ADC Offset Drift over Temperature**

The ADC offset drift is the change in offset over temperature. It is measured at −40°C, +25°C, and +85°C. The offset drift over temperature is computed as follows:

$$
Drift =
$$

$$
\max \left[ \left| \frac{ \text{Offset}(-40)- \text{Offset}(25)}{\text{Offset}(25) \times (-40-25)} \right|, \left| \left| \frac{\text{Offset}(85)- \text{Offset}(25)}{\text{Offset}(25) \times (85-25)} \right| \right]
$$

Offset drift is expressed in ppm/°C.

### **Gain Error**

The gain error in the ADCs represents the difference between the measured ADC output code (minus the offset) and the ideal output code when the internal voltage reference is used (see the [Analog-to-Digital Conversion](#page-18-2) section). The difference is expressed as a percentage of the ideal code. It represents the overall gain error of one current or voltage channel.

### **Gain Drift over Temperature**

This temperature coefficient includes the temperature variation of the ADC gain and of the internal voltage reference. It represents the overall temperature coefficient of one current or voltage channel. With the internal voltage reference in use, the ADC gain is measured at −40°C, +25°C, and +85°C. The temperature coefficient is computed as follows:

$$
Drift = \max \left[ \left| \frac{Gain(-40) - Gain(25)}{Gain(25) \times (-40 - 25)} \right|, \left| \frac{Gain(85) - Gain(25)}{Gain(25) \times (85 - 25)} \right| \right]
$$

Gain drift is measured in ppm/°C.

#### **Power Supply Rejection (PSR)**

PSR quantifies the measurement error as a percentage of reading when the power supplies are varied. For the ac PSR measurement, a reading at nominal supplies (3.3 V) is taken when the voltage at the input pins is 0 V. A second reading is obtained with the same input signal levels when an ac signal (120 mV rms at 50 Hz or 100 Hz) is introduced onto the supplies. Any error introduced by this ac signal is expressed as a percentage of the reading (power supply rejection ratio, PSRR).  $PSR = 20 log_{10} (PSRR)$ .

For the dc PSR measurement, a reading at nominal supplies (3.3 V) is taken when the voltage between the IP and IM pins is 6.25 mV rms, and the voltages between the V1P and VM pins and between the V2P and VM pins are 100 mV rms. A second reading is obtained with the same input signal levels when the power supplies are varied by ±10%. Any error introduced is expressed as a percentage of the reading (PSRR). Then PSR = 20  $log_{10}$  (PSRR).

### **Signal-to-Noise Ratio (SNR)**

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The waveform samples are acquired over a 1 sec window, and then a Hanning window is applied. The value for SNR is expressed in decibels.

#### **Signal-to-Noise-and-Distortion (SINAD) Ratio**

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The waveform samples are acquired over a 1 sec window, and then a Hanning window is applied. The value for SINAD is expressed in decibels.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of all harmonics (excluding the noise components) to the rms value of the fundamental. The waveform samples are acquired over a 1 sec window, and then a Hanning window is applied. The value for THD is expressed in decibels.

#### **Spurious-Free Dynamic Range (SFDR)**

SFDR is the ratio of the rms value of the actual input signal to the rms value of the peak spurious component over the measurement bandwidth of the waveform samples. The waveform samples are acquired over a 1 sec window, and then a Hanning window is applied. The value of SFDR is expressed in decibels relative to full scale, dBFS.

### <span id="page-18-0"></span>THEORY OF OPERATION **ANALOG INPUTS**

<span id="page-18-1"></span>The [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) has three analog inputs: one current channel and two voltage channels. Th[e ADE7912](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) does not include the second voltage channel. The current channel has two fully differential voltage input pins, IP and IM, that accept a maximum differential signal of ±31.25 mV.

The maximum  $V_{IP}$  signal level is also  $\pm 31.25$  mV. The maximum  $V_{IM}$  signal level allowed at the IM input is  $\pm 25$  mV. [Figure 23](#page-18-3) shows a schematic of the input for the current channel and the relation to the maximum IM pin voltage.



Figure 23. Maximum Input Level, Current Channel

<span id="page-18-3"></span>Note that the current channel senses the voltage across a shunt. In this case, one pole of the shunt becomes the ground of the meter (se[e Figure 32\)](#page-23-2) and, therefore, the current channel is used in a pseudo differential configuration, similar to the voltage channel configuration (see [Figure 24\)](#page-18-4).

The voltage channel has two pseudo differential, single-ended voltage input pins: V1P and V2P. These single-ended voltage inputs have a maximum input voltage of ±500 mV with respect to VM. The maximum signal allowed at the VM input is ±25 mV[. Figure 24](#page-18-4) shows a schematic of the voltage channel inputs and their relation to the maximum VM voltage.



Figure 24. Maximum Input Level, Voltage Channels

### <span id="page-18-4"></span><span id="page-18-2"></span>**ANALOG-TO-DIGITAL CONVERSION**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) have three second-order Σ-Δ ADCs. For simplicity, the block diagram i[n Figure 25](#page-18-5) shows a first-order Σ-Δ ADC. The converter is composed of the Σ-Δ modulator and the digital low-pass filter, separated by the digital isolation block.



<span id="page-18-5"></span>A Σ-Δ modulator converts the input signal into a continuous serial stream of 1s and 0s at a rate determined by the sampling clock. In the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913,](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) the sampling clock is equal to CLKIN/4 (1.024 MHz when CLKIN =  $4.096$  MHz). The 1-bit DAC in the feedback loop is driven by the serial stream. The DAC output is subtracted from the input signal. If the loop gain is high enough, the average value of the DAC output (and, therefore, the bit stream) can approach that of the input signal level. For any given input value in a single sampling interval, the data from the 1-bit ADC is virtually meaningless. A meaningful result is obtained only when a large number of samples is averaged. This averaging is completed in the second part of the ADC, the digital low-pass filter, after the data passes through the digital isolators. By averaging a large number of bits from the modulator, the low-pass filter can produce 24-bit data-words that are proportional to the input signal level.

The  $\Sigma$ - $\Delta$  converter uses two techniques to achieve high resolution from what is essentially a 1-bit conversion technique. The first technique is oversampling. Oversampling means that the signal is sampled at a rate (frequency) that is many times higher than the bandwidth of interest. For example, when CLKIN = 4.096 MHz, the sampling rate in the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) is 1.024 MHz, and the bandwidth of interest is 40 Hz to 3.3 kHz. Oversampling has the effect of spreading the quantization noise (noise due to sampling) over a wider bandwidth. With the noise spread more thinly over a wider bandwidth, the quantization noise in the bandwidth of interest is lowered, as shown in [Figure 26.](#page-19-0) 

However, oversampling alone is not sufficient to improve the signal-to-noise ratio (SNR) in the band of interest. For example, an oversampling factor of 4 is required to increase the SNR by a mere 6 dB (1 bit). To keep the oversampling ratio at a reasonable level, it is possible to shape the quantization noise so that the majority of the noise lies at the higher frequencies. Noise shaping is the second technique that achieves high resolution. In the  $\Sigma$ - $\Delta$  modulator, the noise is shaped by the integrator, which has a high-pass type response for the quantization noise. The result is that most of the noise is at the higher frequencies where it can be removed by the digital low-pass filter. This noise shaping is shown i[n Figure 26.](#page-19-0) 



Figure 26. Noise Reduction Due to Oversampling and Noise Shaping in the Analog Modulator

<span id="page-19-0"></span>The bandwidth of interest is a function of the input clock frequency, the ADC output frequency (selectable by Bits[5:4] (ADC\_FREQ) in the CONFIG register; see th[e ADC Output](#page-20-2)  [Values](#page-20-2) section for details), and Bit 7 (BW) of the CONFIG register. When CLKIN is 4.096 MHz and the ADC output frequency is 8 kHz, if BW is cleared to 0 (the default value) the ADC bandwidth is 3.3 kHz. If BW is set to 1, the ADC bandwidth is 2 kHz[. Table 10](#page-19-1) shows the ADC output frequencies and the ADC bandwidth function of the input clock (CLKIN) frequency. Three cases are shown: one for CLKIN = 4.096 MHz (the typical clock input frequency value), one for CLKIN = 4.21 MHz (the maximum clock input frequency), and one for CLKIN = 3.6 MHz (the minimum clock input frequency.)

### **Antialiasing Filter**

[Figure 25](#page-18-5) also shows an analog low-pass filter (RC) on the input to the ADC. This filter is placed outside th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913,](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)  and the role is to prevent aliasing. Aliasing is an artifact of all sampled systems, as shown i[n Figure 27.](#page-19-2) Aliasing refers to the frequency components in the input signal to the ADC that are higher than half the sampling rate of the ADC and appear in the sampled signal at a frequency below half the sampling rate. Frequency components above half the sampling frequency (also known as the Nyquist frequency, that is, 512 kHz) are imaged or folded back down below 512 kHz. This happens with all ADCs, regardless of the architecture. I[n Figure 27,](#page-19-2) only frequencies near the sampling frequency of 1.024 MHz move into the bandwidth of interest for metering, that is, 40 Hz to 3.3 kHz, or 40 Hz to 2 kHz. To attenuate the high frequency noise (near 1.024 MHz) and prevent the distortion of the bandwidth of interest, a lowpass filer (LPF) must be introduced. It is recommended that one RC filter with a corner frequency of 5 kHz be used for the attenuation to be sufficiently high at the sampling frequency of 1.024 MHz. The 20 dB per decade attenuation of this filter is usually sufficient to eliminate the effects of aliasing.

<span id="page-19-2"></span>



<span id="page-19-1"></span>

### **ADC Transfer Function**

All ADCs in th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) produce 24-bit signed output codes. With a full-scale input signal of 31.25 mV on the current channel and 0.5 V on the voltage channels, and with an internal reference of 1.2 V, the ADC output code is nominally 5,320,000 and usually varies for each AD [E7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) around this value. The code from the ADC can vary between 0x800000 (−8,388,608) and 0x7FFFFF (+8,388,607); this is equivalent to an input signal level of ±49.27 mV on the current channel and ±0.788 V on the voltage channels. However, for specified performance, do not exceed the nominal range of ±31.25 mV for the current channel and ±500 mV for the voltage channels; ADC performance is guaranteed only for input signals within these limits. For input signals outside these limits, the digital low-pass filter of the ADCs (se[e Figure 25\)](#page-18-5) overflows.

### <span id="page-20-2"></span>**ADC Output Values**

The ADC output values are stored in three 24-bit signed registers, IWV, V1WV, and V2WV, at a rate defined by Bits[5:4] (ADC\_FREQ) in the CONFIG register. The output frequency is 8 kHz (CLKIN/512), 4 kHz (CLKIN/1024), 2 kHz (CLKIN/2048), or 1 kHz (CLKIN/4096) based on ADC\_FREQ being equal to 00, 01, 10, or 11, respectively, when CLKIN is 4.096 MHz.

The microcontroller reads the ADC output registers one at a time or in burst mode. See the SPI Read Operation section and the SPI Read Operation in Burst Mode section for more information.

### <span id="page-20-0"></span>**REFERENCE CIRCUIT**

The nominal reference voltage at the REF pin is 1.2 V. This reference voltage is used for the ADCs in the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Because the on-chip dc-to-dc converter cannot supply external loads, the REF pin cannot be overdriven by a standalone external voltage reference.

The voltage of the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) reference drifts slightly with temperature. [Table 1 l](#page-5-1)ists the gain drift over temperature specification of each ADC channel. This value includes the temperature variation of the ADC gain, together with the temperature variation of the internal voltage reference.

### <span id="page-20-1"></span>**CRC OF ADC OUTPUT VALUES**

Every output cycle, th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) compute the cyclic redundancy check (CRC) of the ADC output values stored in the IWV, V1WV, and V2WV registers. Bits[5:4] (ADC\_FREQ) in the CONFIG register determine the ADC output frequency and, therefore, the update rate of the CRC.

The CRC algorithm is based on the CRC-16-CCITT algorithm. The registers are introduced into a linear feedback shift register (LFSR) based generator one byte at a time, least significant byte first, as shown in [Figure 28.](#page-20-3) Each byte is then used with the most significant bit first. The 16-bit result is written in the ADC\_CRC register.

When Bits[5:4] (ADC\_FREQ) in the CONFIG register are set to 00, the ADC output frequency is 8 kHz and the ADC\_CRC register contains the CRC of the IWV, V1WV, and V2WV registers generated during the same ADC output cycle. When ADC\_FREQ bits are set to 01, 10 or 11, the ADC output frequency is 4 kHz, 2 kHz, and 1 kHz, respectively and the ADC\_CRC register contains the CRC of the IWV, V1WV, and V2WV registers generated during the previous ADC output cycle.





<span id="page-20-3"></span>

Figure 29. LFSR Generator Used for ADC\_CRC Calculation

<span id="page-20-4"></span>[Figure 29](#page-20-4) shows how the LFSR works. The IWV, V1WV, and V2WV registers form the [a<sub>71</sub>, a<sub>70</sub>,..., a<sub>0</sub>] bits used by the LFSR. Bit  $a_0$  is Bit 7 of the first register to enter the LFSR; Bit  $a_{71}$  is Bit 16 of V2WV, the last register to enter the LFSR. The formulas that govern the LFSR are as follows:

 $b_i(0) = 1$ , where  $i = 0, 1, 2, \ldots, 15$ , the initial state of the bits that form the CRC. Bit  $b_0$  is the least significant bit, and Bit  $b_{15}$  is the most significant bit.

 $g_i$ , where  $i = 0, 1, 2, ..., 15$  are the coefficients of the generating polynomial defined by the CRC-16-CCITT algorithm as follows:

$$
G(x) = x^{16} + x^{12} + x^5 + 1 \tag{1}
$$

$$
g_0 = g_5 = g_{12} = 1 \tag{2}
$$

All other g<sup>i</sup> coefficients are equal to 0.

$$
FB(j) = a_{j-1} \text{ XOR } b_{15}(j-1) \tag{3}
$$

$$
b_0(j) = FB(j) \text{ AND } g_0 \tag{4}
$$

$$
b_i(j) = FB(j) \text{ AND } g_i \text{ XOR } b_{i-1}(j-1), i = 1, 2, 3, ..., 15 \quad (5)
$$

Equation 3, Equation 4, and Equation 5 must be repeated for  $j =$ 1, 2, …, 72. The value written into the ADC\_CRC register contains Bit  $b_i(72)$ ,  $i = 0, 1, ..., 15$ .

The ADC\_CRC register can be read by executing an SPI register read access or as part of the SPI burst mode read operation. See the SPI Read Operation section and the SPI Read Operation in Burst Mode section for more details.

### <span id="page-21-0"></span>**TEMPERATURE SENSOR**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) contain a temperature sensor that is multiplexed with the V2P input of the voltage channel. Bit 3 (TEMP\_EN) of the CONFIG register selects what the third ADC of the [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) measures. If the TEMP\_EN bit is 0, the default value, the ADC measures the voltage between the V2P and VM pins. If the TEMP\_EN bit is 1, the ADC measures the temperature sensor. In the case of the [ADE7912,](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) the ADC always measures the temperature sensor, and the state of the TEMP\_EN bit has no significance. In both the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) and the [ADE7913,](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) the conversion result is stored in the V2WV register. The time it takes for the temperature sensor measurement to settle after the TEMP\_EN bit is set to 1 is 5 ms.

In the microcontroller, the expression calculates the temperature in degrees Celsius is:

temperature =  $gain \times V2WV + 8.72101 \times 10^{-5} \times TEMPOS \times 2^{11} - 306.47$ 

where:

temperature is the temperature value measured in degrees Celsius.

gain is equal to 8.72101 ×  $10^{-5}$  when Bit 7 (BW) in the CONFIG register is 0 and 8.21015  $\times$  10<sup>-5</sup> when Bit 7 (BW) in the CONFIG register is 1. See [Table 10](#page-19-1) for details on Bit 7 (BW) significance in the context of ADC output frequency selection. The temperature measurement accuracy is ±5°C.

TEMPOS is the 8-bit signed read-only register in which the temperature sensor offset is stored. The offset information is calculated during the manufacturing process, and it is stored with the opposite sign. For example, if the offset is 5, −5 is written into the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) One least significant bit (LSB) of the TEMPOS register is equivalent to  $2<sup>11</sup>$  LSBs of the V2WV register.

Instead of using the default temperature gain value, the gain can be calibrated as part of the overall meter calibration process. Measure the temperature, TEMP, of every [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) using a thermocouple. Call it temperature and express it in degrees Celsius (see Equation 6). Read the V2WV register containing the temperature sensor reading of every [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913,](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) and compute the gains as follows:

Temperature gain = gain = 
$$
\frac{temperature + 306.47}{V2WV + k \times TEMPOS \times 2^{11}} (6)
$$

where  $k = 1$  when Bit 7 (BW) in CONFIG register is 0 and  $k =$ 1.062223 when Bit 7 (BW) in CONFIG register is 1.

### <span id="page-21-1"></span>**PROTECTING THE INTEGRITY OF CONFIGURATION REGISTERS**

The configuration registers of the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are either user accessible registers (CONFIG, EMI\_CTRL, SYNC\_SNAP, COUNTER0, and COUNTER1) or internal registers. The internal registers are not user accessible, and they must remain at their default values. To protect the integrity of all configuration registers, a write protection mechanism is available.

By default, the protection is disabled and the user accessible configuration registers can be written without restriction. When the protection is enabled, no writes to any configuration register are allowed. The registers can always be read, without restriction, independent of the write protection state.

To enable the protection, write 0xCA to the 8-bit lock register (Address 0xA). To disable the protection, write 0x9C to the 8-bit lock register. It is recommended that the write protection be enabled after the CONFIG and EMI\_CTRL registers are initialized. If any user accessible register must be changed, for example, during the synchronization process of multiple [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices, disable the protection, change the value of the register, and then reenable the protection.

### <span id="page-21-2"></span>**CRC OF CONFIGURATION REGISTERS**

Every output cycle, th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) compute the CRC of the CONFIG, EMI\_CTRL, and TEMPOS registers, as well as Bit 2 (IC\_PROT) of the STATUS0 register, and Bit 7 of the STATUS1 register. The CRC algorithm is called CRC-16- CCITT. The 16-bit result is written in the CTRL\_CRC register.

The input registers to the CRC circuit form a 64-bit array that is introduced bit by bit into an LFSR-based generator, similar to [Figure 28](#page-20-3) an[d Figure 29,](#page-20-4) with one byte at a time, least significant byte first. Each byte is then processed with the most significant bit first.

The formulas that govern the LFSR are as follows:

 $b<sub>i</sub>(0) = 1$ , where  $i = 0, 1, 2, \ldots, 15$ , the initial state of the bits that form the CRC. Bit  $b_0$  is the least significant bit, and Bit  $b_{15}$  is the most significant bit.

 $g_i$ , where  $i = 0, 1, 2, ..., 15$  are the coefficients of the generating polynomial defined by the CRC-16-CCITT algorithm in Equation 1 and Equation 2.

$$
FB(j) = a_{j-1} \text{ XOR } b_{15}(j-1) \tag{7}
$$

$$
b_0(j) = FB(j) \text{ AND } g_0 \tag{8}
$$

$$
b_i(j) = FB(j) \text{ AND } g_i \text{ XOR } b_{i-1}(j-1), i = 1, 2, 3, \ldots, 15 \quad (9)
$$

Equation 7, Equation 8, and Equation 9 must be repeated for  $j = 1, 2, \ldots, 64$ . The value written into the CTRL\_CRC register contains Bit  $b_i(64)$ , i = 0, 1, ..., 15. Because eac[h ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) has a particular TEMPOS register value, eac[h ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) has a different CTRL\_CRC register default value.

### <span id="page-22-0"></span>**[ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) STATUS**

The bits in the STATUS0 and STATUS1 registers of the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913 c](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)haracterize the state of the device.

If the value of the CTRL\_CRC register changes, Bit 1 (CRC\_STAT) is set to 1 in the STATUS0 register. This bit clears to 0 when the STATUS0 register is read.

After the configuration registers are protected by writing 0xCA into the lock register, Bit 2 (IC\_PROT) in the STATUS0 register is set to 1. It clears to 0 when the STATUS0 register is read, and it is set back to 1 at the next ADC output cycle.

At power-up, or after a hardware or software reset, the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913 s](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)ignal the end of the reset period by clearing Bit 0 (RESET\_ON) to 0 in the STATUS0 register.

If the ADC output values of IWV, V1WV, and V2WV are not read during an output cycle, Bit 3 (ADC\_NA) in the STATUS1 register becomes 1. It clears to 0 when the STATUS1 register is read.

The STATUS0 and STATUS1 registers can be read by executing an SPI register read. STATUS0 can also be read as part of the SPI burst mode read operation. See the SPI Read Operation and the SPI Read Operation in Burst Mode sections for more information.

### <span id="page-22-1"></span>**INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period of time. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices. Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown i[n Table 8 s](#page-10-3)ummarize the maximum working voltage for 50 years of service life for a bipolar ac operating condition. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913 d](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)evices depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac or dc. [Figure 30 a](#page-22-2)nd [Figure 31 i](#page-22-3)llustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the bipolar ac condition determines the maximum working voltage recommended by Analog Devices. In the case of dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life.

The working voltages listed i[n Table 8 c](#page-10-3)an be applied while maintaining the 50-year minimum lifetime, provided that the voltage conforms to the dc voltage case. Treat any cross-insulation voltage waveform that does not conform t[o Figure 31 a](#page-22-3)s a bipolar ac waveform, and limit the peak voltage to the 50-year lifetime voltage value listed i[n Table 8.](#page-10-3) 

<span id="page-22-3"></span><span id="page-22-2"></span>

### <span id="page-23-1"></span><span id="page-23-0"></span>APPLICATIONS INFORMATION **[ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) IN POLYPHASE ENERGY METERS**

The [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are designed for use in 3-phase energy metering systems in which two, three, or four [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices are managed by a master device containing an SPI interface, usually a microcontroller.



<span id="page-23-2"></span>Figure 32. Phase [A ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Current and Voltage Sensing

[Figure 32](#page-23-2) shows the Phase A of a 3-phase energy meter. The Phase A current,  $I_A$ , is sensed with a shunt. A pole of the shunt is connected to the IM pin of th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) and becomes the ground, GND<sub>ISO</sub> (Pin 10), of the isolated side of th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) The Phase A to neutral voltage,  $V_{AN}$ , is sensed with a resistor divider, and the VM pin is also connected to the IM and GND<sub>ISO</sub> pins. Note that the voltages measured by the ADCs of the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are opposite to  $V_{AN}$  and  $I_A$ , a classic approach in single-phase metering. The other [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices that monitor Phase B and Phase C are connected in a similar way.

The V2P voltage channel is intended to measure an auxiliary voltage, and it is available only on the [ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) If V2P is not used, as is the case of the [ADE7912,](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) connect V2P to VM.



<span id="page-23-3"></span>Figure 33. Neutral Line and Neutral to Earth Voltage Monitoring with th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)

[Figure 33](#page-23-3) shows how the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) inputs are connected when the neutral line of a 3-phase system is monitored. The neutral current is sensed using a shunt and the voltage across the shunt is measured at the fully differential inputs, IP and IM. The earth to neutral voltage is sensed with a voltage divider at the single-ended inputs, V1P and VM.

[Figure 34](#page-23-4) shows a block diagram of a 3-phase energy meter that uses three [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices and a microcontroller. The neutral current is not monitored in this example. One 4.096 MHz crystal provides the clock to the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) that senses the Phase A current and voltage. The [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices that sense the Phase B and Phase C currents and voltages are clocked by a signal generated at the CLKOUT/ DREADY pin of the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913 t](http://www.analog.com/ade7913?doc=ade7912_7913.pdf)hat is placed to sense the Phase A current and voltage. As an alternative configuration, the microcontroller can generate a 4.096 MHz clock to all [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices at the XTAL1 pin (see [Figure 35\)](#page-24-0). Note that the XTAL1 pin can receive a clock with a frequency within the 3.6 MHz to 4.21 MHz range, as specified in [Table 1.](#page-5-1) 

The microcontroller uses the SPI port to communicate with the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices. Three of the I/O pins, CS\_A, CS\_B, and CS\_C, generate the SPI CS signals. The SCLK, MOSI, and MISO pins of the microcontroller are directly connected to the corresponding SCLK, MOSI, and MISO pins of eac[h ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) device (see Figure 38). To simplify [Figure 34](#page-23-4) to Figure 37, these connections are not shown.



<span id="page-23-4"></span>Figure 34. 3-Phase Energy Meter Using Thre[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Devices

### ADE7912/ADE7913 Data Sheet



<span id="page-24-0"></span>

I[n Figure 35,](#page-24-0) the CLKOUT/DREADY pin of the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) that senses the Phase C current and voltage is connected to the I/O pin of the microcontroller. CLKOUT/ DREADY provides an active low pulse for 64 CLKIN cycles  $(15.625 \text{ µs at CLKIN} = 4.096 \text{ MHz})$  when the ADC conversion data is available. It signals when the ADC outputs of al[l ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices become available and when the microcontroller starts to read them. See the Synchronizing Multiple ADE7912/ADE7913 Devices section for more information about synchronizing multipl[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices.

At power-up, or after a hardware or software reset, follow the procedure described in the Power-Up Procedure for Systems with Multiple Devices That Use a Single Crystal section or the Power-Up Procedure for Systems with Multiple Devices That Use Clock Generated from Microcontroller section to ensure that the [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices function appropriately.

The configuration of an energy meter using fou[r ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices is similar, shown in [Figure 36.](#page-24-1) The microcontroller uses an additional I/O pin, CS\_N, to generate the SPI CS signal to th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) device that is monitoring the neutral current.



<span id="page-24-1"></span>Figure 36. 3-Phase Energy Meter Using Fou[r ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Devices

Figure 37 shows an energy meter using two [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) devices in a delta configuration. The meter ground is on the Phase B line. One [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) device measures Phase A current and Phase A to Phase B voltage. A second [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) device measures Phase C current and Phase C to Phase B voltage. The system microcontroller computes the Phase B current and the Phase A to Phase C voltage.



Figure 37. 3-Phase Meter Using Tw[o ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Devices in Delta Configuration



Figure 38. SPI Connections Between Thre[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) Devices and a **Microcontroller** 

### **[ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) CLOCK**

Provide a digital clock signal at the XTAL1 pin to clock the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) The frequency at which th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are clocked at XTAL1 is called CLKIN. The [ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf) [ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) are specified for CLKIN = 4.096 MHz, but frequencies between 3.6 MHz and 4.21 MHz are acceptable.

Alternatively, a 4.096 MHz crystal with a typical drive level of 0.5 mW and an equivalent series resistance (ESR) of 20  $\Omega$  can be connected across the XTAL1 and XTAL2 pins to provide a clock source for th[e ADE7912/](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[ADE7913](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) (see Figure 39).

The total capacitance (TC) at the XTAL1 and XTAL2 pins is

$$
TC = CI + CP1 = C2 + CP2
$$

where:

C1 and C2 are the ceramic capacitors between XTAL1 and GND and between XTAL2 and GND, respectively.

CP1 and CP2 are the parasitic capacitors of the wires connecting the crystal to the [ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913.](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) 

The load capacitance (LC) of the crystal is equal to half the TC because it is the capacitance of the series circuit composed by  $C1 + CP1$  and  $C2 + CP2$ .

$$
LC = \frac{CI + CPI}{2} = \frac{C2 + CPI}{2} = \frac{TC}{2}
$$

Therefore, the value of the C1 and C2 capacitors as a function of the load capacitance of the crystal is

 $CI = C2 = 2 \times LC - CP1 = 2 \times LC - CP2$ 

In the case of th[e ADE7912](http://www.analog.com/ade7912?doc=ade7912_7913.pdf)[/ADE7913,](http://www.analog.com/ade7913?doc=ade7912_7913.pdf) the typical TC of the XTAL1 and XTAL2 pins is 40 pF (see [Table 1\)](#page-5-1). Select a crystal with a load capacitance of

$$
LC = \frac{TC}{2} = 20 \text{ pF}
$$

Assuming the parasitic capacitances, CP1 and CP2, are equal to 20 pF, select Capacitors C1 and C2 equal to 20 pF.



Figure 39. Crystal Circuitry