Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Dual Fractional-N/Integer-N Frequency Synthesizer

Data Sheet

ADF4252

FEATURES

- 3.0 GHz fractional-N/1.2 GHz integer-N
- 2.7 V to 3.3 V power supply
- Separate V_P allows extended tuning voltage to 5 V
- Programmable dual modulus prescaler
  - RF: 4/5, 8/9
  - IF: 8/9, 16/17, 32/33, 64/65
- Programmable charge pump currents
- 3-wire serial interface
- Digital lock detect
- Power-down mode
- Programmable modulus on fractional-N synthesizer
- Trade off noise vs. spurious performance

APPLICATIONS

- Base stations for mobile radio (GSM, PCS, DCS, CDMA, WCDMA)
- Wireless handsets (GSM, PCS, DCS, CDMA, WCDMA)
- Wireless LANs
- Communications test equipment
- CATV equipment

GENERAL DESCRIPTION

The ADF4252 is a dual fractional-N/integer-N frequency synthesizer that can be used to implement local oscillators (LO) in the upconversion and downconversion sections of wireless receivers and transmitters. Both the RF and IF synthesizers consist of a low noise digital phase frequency detector (PFD), a precision charge pump, and a programmable reference divider. The RF synthesizer has a Σ-Δ-based fractional interpolator that allows programmable fractional-N division. The IF synthesizer has programmable integer-N counters. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and voltage controlled oscillator (VCO).

Control of all the on-chip registers is via a simple 3-wire interface. The device operates with a power supply ranging from 2.7 V to 3.3 V and can be powered down when not in use.

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

Rev. C

Document Feedback

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support www.analog.com

ADF4252* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- ADF4252 Evaluation Boards

DOCUMENTATION

Application Notes

- AN-30: Ask the Applications Engineer - PLL Synthesizers
- AN-873: Lock Detect on the ADF4xxx Family of PLL Synthesizers

Data Sheet

- ADF4252: Dual Fractional-N/Integer-N Frequency Synthesizer Data Sheet

SOFTWARE AND SYSTEMS REQUIREMENTS

- ADF4252 Evaluation Board Software

TOOLS AND SIMULATIONS

- ADIsimPLL™
- ADIsimRF
- dt_ADF4x5x_Register_Configuration

REFERENCE MATERIALS

Product Selection Guide

- RF Source Booklet

Technical Articles

- Phase Locked Loops for High-Frequency Receivers and Transmitters – Part 1
- Phase Locked Loops for High-Frequency Receivers and Transmitters – Part 3
- Phase-Locked Loops for High-Frequency Receivers and Transmitters - Part 2

DESIGN RESOURCES

- ADF4252 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADF4252 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

REVISION HISTORY

9/15—Rev. B to Rev. C

Updated Layout ..... Universal
Changed CP-24 to CP-24-10 ..... Universal
Changes to Table 1 4
Changes to Table 3 6
Changes to Figure 3 and Table 4 7
Added Detailed Functional Block Diagram Section 12
Changed Circuit Description Section to Theory of Operation Section 13
Changes to INT, FRAC, MOD, and R Relationship Section 13
Added Register Maps Section 15
Changed Table II to Figure 34 15
Changed Table III to Figure 35 16
Changed Table IV to Figure 36 17
Changed Table V to Figure 37 18
Changed Table VI to Figure 38 19
Changed Table VII to Figure 39 20
Changed Table VIII to Figure 40 21
Changed Table IX to Figure 41 22
Deleted Note 1 and Note 2, Noise and Spur Setting Section 23
Changes to ADSP-2181 Interface Section and Figure 43 28
Updated Outline Dimensions 30
Changes to Ordering Guide 30

10/03—Rev. A to Rev. B

Change to Specifications 2
Change to Timing Characteristics 3
Change to Absolute Maximum Ratings 4
Change to Ordering Guide 4
Inserted Lock Detect section 22
Change to Outline Dimensions 27

SPECIFICATIONS

$V_{DD}1 = V_{DD}2 = V_{DD}3 = DV_{DD} = 3$ V ± 10%, $DV_{DD} < V_P1$, $V_P2 < 5.5$ V, GND = 0 V, $R_{SET} = 2.7$ kΩ, dBm referred to 50 Ω, $T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted.

Table 1.

Parameter[1]	Min	Typ	Max	Unit	Test Conditions/Comments
RF CHARACTERISTICS					
RF Input Frequency ($RF_{IN}A$, $RF_{IN}B$)[2]	0.25		3.0	GHz	
RF Input Sensitivity	−10		0	dBm	
RF Input Frequency ($RF_{IN}A$, $RF_{IN}B$)[2]	0.1		3.0	GHz	Input level = −8 dBm minimum, 0 dBm maximum
RF Phase Detector Frequency			30	MHz	Guaranteed by design
Allowable Prescaler Output Frequency			375	MHz	
IF CHARACTERISTICS					
IF Input Frequency ($IF_{IN}A$, $IF_{IN}B$)[2]	50		1200	MHz	
IF Input Sensitivity	−10		0	dBm	
IF Phase Detector Frequency			55	MHz	Guaranteed by design
Allowable Prescaler Output Frequency			150	MHz	
REFERENCE CHARACTERISTICS					
REF_{IN} Input Frequency			250	MHz	For f < 10 MHz, use dc-coupled square wave (0 V to V_{DD})
REF_{IN} Input Sensitivity	0.5		$V_{DD}1$	V p-p	AC-coupled; when dc-coupled, use 0 V to V_{DD} max (CMOS-compatible)
REF_{IN} Input Current			±100	μA	
REF_{IN} Input Capacitance			10	pF	
CHARGE PUMP					
RF I_{CP} Sink/Source					See Figure 37
High Value		4.375		mA	
Low Value		625		μA	
IF I_{CP} Sink/Source					See Figure 41
High Value		5		mA	
Low Value		625		μA	
I_{CP} Three-State Leakage Current		1		nA	
RF Sink and Source Current Matching		2		%	0.5 V < V_{CP} < V_P − 0.5
R_{SET} Range	1.5	2.7	5.6	kΩ	See Figure 37
IF Sink and Source Current Matching		2		%	
I_{CP} vs. V_{CP}		2		%	0.5 V < V_{CP} < V_P − 0.5
I_{CP} vs. Temperature		2		%	$V_{CP} = V_P/2$
LOGIC INPUTS					
V_{INH}, Input High Voltage	1.35			V	
V_{INL}, Input Low Voltage			0.6	V	
I_{INH}/I_{INL}, Input Current			±1	μA	
C_{IN} Input Capacitance			10	pF	
LOGIC OUTPUTS					
V_{OH}, Output High Voltage	V_{DD} − 0.4			V	I_{OH} = 0.2 mA
V_{OL}, Output Low Voltage			0.4	V	I_{OL} = 0.2 mA

Parameter[1]	Min	Typ	Max	Unit	Test Conditions/Comments
POWER SUPPLIES					
$V_{DD}1$, $V_{DD}2$, $V_{DD}3$	2.7		3.3	V	
DV_{DD}	$V_{DD}1$			V	
V_P1, V_P2	$V_{DD}1$		5.5	V	
I_{DD}[3]					
RF + IF		13	16	mA	
RF Only		10	13	mA	
IF Only		4	5.5	mA	
Power-Down Mode		1		μA	
RF NOISE AND SPURIOUS CHARACTERISTICS					
Noise Floor		−141		dBc/Hz	At 20 MHz PFD frequency
In-Band Phase Noise Performance[4]					At VCO output
Lowest Spur Mode		−90		dBc/Hz	R_{FOUT} = 1.8 GHz, PFD = 20 MHz
Low Noise and Spur Mode		−95		dBc/Hz	R_{FOUT} = 1.8 GHz, PFD = 20 MHz
Lowest Noise Mode		−103		dBc/Hz	R_{FOUT} = 1.8 GHz, PFD = 20 MHz
Spurious Signals					See the Typical Performance Characteristics section

[1] Operating temperature range = −40°C to +85°C.
[2] Use a square wave for frequencies less than f_{MIN}.
[3] RF = 1 GHz, RF PFD = 10 MHz, MOD = 4095, IF = 500 MHz, IF PFD = 200 kHz, REF = 10 MHz, V_{DD} = 3 V, V_P1 = 5 V, and V_P2 = 3 V.
[4] The in-band phase noise is measured with the EVAL-ADF4252EB2 evaluation board and the HP5500E phase noise test system. The spectrum analyzer provides the REFIN for the synthesizer (f_{REFOUT} = 10 MHz at 0 dBm). f_{OUT} = 1.74 GHz, f_{REF} = 20 MHz, N = 87, MOD = 100, Channel Spacing = 200 kHz, V_{DD} = 3.3 V, and V_P = 5 V.

TIMING CHARACTERISTICS

$V_{DD}1 = V_{DD}2 = V_{DD}3 = DV_{DD}$ = 3 V ± 10%, $DV_{DD} < V_P1$, $V_P2 < 5.5$ V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter[1]	Limit at T_{MIN} to T_{MAX}	Unit	Test Conditions/Comments
t_1	10	ns min	LE setup time
t_2	10	ns min	DATA to CLOCK setup time
t_3	10	ns min	DATA to CLOCK hold time
t_4	25	ns min	CLOCK high duration
t_5	25	ns min	CLOCK low duration
t_6	10	ns min	CLOCK to LE setup time
t_7	20	ns min	LE pulse width

[1] Guaranteed by design, but not production tested.



Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 3.

Parameter[1]	Rating
$V_{DD}1$, $V_{DD}2$, $V_{DD}3$, DV_{DD} to GND[2]	−0.3 V to +4 V
REF_{IN}, $RF_{IN}A$, $RF_{IN}B$ to GND	−0.3 V to V_{DD} + 0.3 V
RFINA to RFINB	±600 mV
V_P1, V_P2 to GND	−0.3 V to +5.8 V
V_P1, V_P2 to $V_{DD}1$	−3.3 V to +3.5 V
Digital Input/Output Voltage to GND	−0.3 V to V_{DD} + 0.3 V
Analog Input/Output Voltage to GND	−0.3 V to V_{DD} + 0.3 V
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	150°C
LFCSP θ_{JA} Thermal Impedance	122°C/W
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	40 sec

[1] This device is a high performance RF integrated circuit with an ESD rating of <2 kΩ, and it is ESD sensitive. Proper precautions must be taken for handling and assembly.
[2] GND is $CP_{GND}1$, $A_{GND}1$, D_{GND}, $A_{GND}2$, and $CP_{GND}2$.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Function
1	CP_{RF}	RF Charge Pump Output. This pin is normally connected to a loop filter that drives the input to an external VCO.
2	$CP_{GND}1$	RF Charge Pump Ground.
3	$RF_{IN}A$	Input to the RF Prescaler. This small signal input is normally taken from the VCO.
4	$RF_{IN}B$	Complementary Input to the RF Prescaler.
5	$A_{GND}1$	Analog Ground for the RF Synthesizer.
6	MUXOUT	This multiplexer output allows either the RF or IF lock detect, the scaled RF or IF, or the scaled reference frequency to be accessed externally.
7	REF_{IN}	Reference Input. This pin is a CMOS input with a nominal threshold of $V_{DD}/2$ and an equivalent input resistance of 100 kΩ. This input can be driven from a TTL or CMOS crystal oscillator.
8	REF_{OUT}	Reference Output.
9	D_{GND}	Digital Ground for the Fractional Interpolator.
10	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the shift register on the CLK rising edge. This input is a high impedance CMOS input.
11	DATA	Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. This input is a high impedance CMOS input.
12	LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the seven latches, the latch being selected using the control bits.
13	R_{SET}	Connecting a resistor between this pin and ground sets the minimum charge pump output current. The relationship between I_{CP} and R_{SET} is $I_{CP\_MIN} = 1.6875/R_{SET}$. Therefore, with R_{SET} = 2.7 kΩ, I_{CP_MIN} = 0.625 mA.
14	$A_{GND}2$	Ground for the IF Synthesizer.
15	$IF_{IN}B$	Complementary Input to the IF Prescaler.
16	$IF_{IN}A$	Input to the IF Prescaler. This small signal input is normally taken from the IF VCO.
17	DV_{DD}	Positive Power Supply for the Fractional Interpolator Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. DV_{DD} must have the same voltage as $V_{DD}1$, $V_{DD}2$, and $V_{DD}3$.
18	$CP_{GND}2$	IF Charge Pump Ground.
19	CP_{IF}	IF Charge Pump Output. This pin is normally connected to a loop filter that drives the input to an external VCO.
20	V_P2	IF Charge Pump Power Supply. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. This voltage must be greater than or equal to $V_{DD}2$.
21	$V_{DD}2$	Positive Power Supply for the IF Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. $V_{DD}2$ has a value 3 V ± 10%. $V_{DD}2$ must have the same voltage as $V_{DD}1$, $V_{DD}3$, and DV_{DD}.
22	$V_{DD}3$	Positive Power Supply for the RF Digital Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. $V_{DD}3$ has a value 3 V ± 10%. $V_{DD}3$ must have the same voltage as $V_{DD}1$, $V_{DD}2$, and DV_{DD}.
23	$V_{DD}1$	Positive Power Supply for the RF Analog Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. $V_{DD}1$ has a value 3 V ± 10%. $V_{DD}1$ must have the same voltage as $V_{DD}2$, $V_{DD}3$, and DV_{DD}.
24	V_P1	RF Charge Pump Power Supply. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. This voltage must be greater than or equal to $V_{DD}1$.
	EPAD	Exposed Pad. The exposed pad must be connected to A_{GND}.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4 to Figure 15 attained using the EVAL-ADF4252EB1 evaluation board; measurements from HP8562E spectrum analyzer.



Figure 4. Phase Noise Plot, Lowest Noise Mode, 1.7518 GHz RF_{OUT}, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 5. Phase Noise Plot, Low Noise and Spur Mode, 1.7518 GHz RF_{OUT}, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 6. Phase Noise Plot, Lowest Spur Mode, 1.7518 GHz RF_{OUT}, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 7. Spurious Plot, Lowest Noise Mode, 1.7518 GHz RF_{OUT}, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 8. Spurious Plot, Low Noise and Spur Mode, 1.7518 GHz RF_{OUT}, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 9. Spurious Plot, Lowest Spur Mode, 1.7518 GHz RF_{OUT}, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 10. Phase Noise Plot, Lowest Noise Mode, 1.7518 GHz RF_{OUT}, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 11. Phase Noise Plot, Low Noise and Spur Mode, 1.7518 GHz RF_{OUT}, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 12. Phase Noise Plot, Lowest Spur Mode, 1.7518 GHz RF_{OUT}, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 13. Spurious Plot, Lowest Noise Mode, 1.7518 GHz RF_{OUT}, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 14. Spurious Plot, Low Noise and Spur Mode, 1.7518 GHz RF_{OUT}, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution



Figure 15. Spurious Plot, Lowest Spur Mode, 1.7518 GHz RF_{OUT}, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution

For Figure 16 to Figure 21, across all fractional channel steps from f = 0/130 to f = 129/130, RF_{OUT} = 1.45 GHz, INT = 55, REF_{IN} = 26 MHz, and loop bandwidth = 40 kHz. Plots attained using the EVAL-ADF4252EB2 evaluation board.



Figure 16. In-Band Phase Noise vs. Frequency



Figure 17. 100 kHz Spur vs. Frequency



Figure 18. 200 kHz Spur vs. Frequency



Figure 19. 400 kHz Spur vs. Frequency



Figure 20. 600 kHz Spur vs. Frequency



Figure 21. 3 MHz Spur vs. Frequency



Figure 22. RF Input Sensitivity



Figure 25. Phase Noise (Referred to CP Output) vs. PFD Frequency, IF Side



Figure 23. IF Input Sensitivity



Figure 26. RF Charge Pump Output Characteristics



Figure 24. Phase Noise (Referred to CP Output) vs. PFD Frequency, RF Side



Figure 27. IF Charge Pump Output Characteristics

DETAILED FUNCTIONAL BLOCK DIAGRAM



Figure 28. Detailed Functional Block Diagram

THEORY OF OPERATION

REFERENCE INPUT SECTION

The reference input stage is shown in Figure 29. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed, and SW1 and SW2 are opened. This ensures that there is no loading of the REFIN pin on power-down.



Figure 29. Reference Input Stage

RF AND IF INPUT STAGE

The RF input stage is shown in Figure 30. The IF input stage is the same. It is followed by a two-stage limiting amplifier to generate the CML clock levels needed for the N counter.



Figure 30. RF Input Stage

RF INT DIVIDER

The RF INT CMOS counter allows a division ratio in the PLL feedback counter. Division ratios from 31 to 255 are allowed.

INT, FRAC, MOD, AND R RELATIONSHIP

The INT, FRAC, and MOD values, in conjunction with the RF R counter, make it possible to generate output frequencies that are spaced by fractions of the RF phase frequency detector (PFD). The equation for the RF VCO frequency (RF_{OUT}) is

$$RF_{OUT} = f_{PFD} \times \left(INT + \frac{FRAC}{MOD} \right) \quad (1)$$

where:
RF_{OUT} is the output frequency of external VCO.
f_{PFD} is the PFD frequency (see Equation 2).
INT is the preset divide ratio of the binary 8-bit counter (31 to 255).
FRAC is the preset fractional ratio of the binary 12-bit programmable FRAC counter (0 to MOD).
MOD is the preset modulus ratio of the binary 12-bit programmable FRAC counter (2 to 4095).

$$f_{PFD} = REF_{IN} \times \frac{(1+D)}{R} \quad (2)$$

where:
REF_{IN} is the reference input frequency.
D is the RF REF_{IN} doubler bit.
R is the preset divide ratio of the binary 4-bit programmable reference counter (1 to 15).



Figure 31. N Counter

RF R COUNTER

The 4-bit RF R counter allows the input reference frequency (REF_{IN}) to be divided down to produce the reference clock to the RF PFD. Division ratios from 1 to 15 are allowed.

IF R COUNTER

The 15-bit IF R counter allows the input reference frequency (REF_{IN}) to be divided down to produce the reference clock to the IF PFD. Division ratios from 1 to 32,767 are allowed.

IF PRESCALER (P/P + 1)

The dual modulus IF prescaler (P/P + 1), along with the IF A and B counters, enables the large division ratio, N, to be realized (N = PB + A). Operating at CML levels, the prescaler takes the clock from the IF input stage and divides it down to a manageable frequency for the CMOS IF A and B counters.

IF A AND B COUNTERS

The IF A and B CMOS counters combine with the dual modulus IF prescaler to allow a wide ranging division ratio in the PLL feedback counter. The counters are guaranteed to work when the prescaler output is 150 MHz or less.

PULSE SWALLOW FUNCTION

The IF A and B counters, in conjunction with the dual modulus IF prescaler, make it possible to generate output frequencies that are spaced only by the reference frequency divided by R. See the Device Programming after Initial Power-Up section for examples. The equation for the IF VCO (IF_{OUT}) frequency is

$$IF_{OUT} = [(P \times B) + A] \times f_{PFD} \quad (3)$$

where:
IF_{OUT} is the output frequency of the external VCO.
P is the preset modulus of IF dual modulus prescaler.
B is the preset divide ratio of the binary 12-bit counter (3 to 4095).
A is the preset divide ratio of the binary 6-bit swallow counter (0 to 63).
f_{PFD} is obtained using Equation 2.

PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. Figure 32 is a simplified schematic. The antibacklash pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs.



Figure 32. PFD Simplified Schematic

MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4252 allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M4, M3, M2, and M1 in the master register. Table 5 shows the full truth table. Figure 33 shows the MUXOUT section in block diagram format.



Figure 33. MUXOUT Circuit

LOCK DETECT

MUXOUT can be programmed for two types of lock detect: digital and analog. Digital is active high. The N-channel open-drain analog lock detect must be operated with an external pull-up resistor of 10 kΩ nominal. When lock has been detected, this output is high with narrow low going pulses.

INPUT SHIFT REGISTER

Data is clocked in on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the input register to one of seven latches on the rising edge of LE. The destination latch is determined by the state of the three control bits (C2, C1, and C0) in the shift register. These are the three LSBs: DB2, DB1, and DB0, as shown in Figure 2. The truth table for these bits is shown in Table 5. Figure 34 summarizes how the registers are programmed.

Table 5. Control Bit Truth Table

C2	C1	C0	Data Latch
0	0	0	RF N divider register
0	0	1	RF R divider register
0	1	0	RF control register
0	1	1	Master register
1	0	0	IF N divider register
1	0	1	IF R divider register
1	1	0	IF control register

REGISTER MAPS

RF N DIVIDER REGISTER

RESERVED	8-BIT RF INTEGER VALUE (INT)								12-BIT RF FRACTIONAL VALUE (FRAC)												CONTROL BITS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P1	N8	N7	N6	N5	N4	N3	N2	N1	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	C3 (0)	C2 (0)	C1 (0)

RF R DIVIDER REGISTER

PRESCALER	RF REF IN DOUBLER	4-BIT RF R COUNTER				12-BIT INTERPOLATOR MODULUS VALUE (MOD)												CONTROL BITS		
DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P3	P2	R4	R3	R2	R1	M12	M11	M10	M9	M8	M7	M6	M5	M4	M3	M2	M1	C3 (0)	C2 (0)	C1 (1)

RF CONTROL REGISTER

NOISE AND SPUR SETTING 3	RESERVED			NOISE AND SPUR SETTING 2	RF CP CURRENT SETTING		RESERVED	RF PD POLARITY	NOISE AND SPUR SETTING 1	RF POWER-DOWN	RF CP THREE-STATE	RF COUNTER RESET	CONTROL BITS		
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
N3	T3	T2	T1	N2	CP2	CP1	0	P8	N1	P6	P5	P4	C3 (0)	C2 (1)	C1 (0)

MASTER REGISTER

MUXOUT				XO DISABLE	POWER-DOWN	CP THREE-STATE	COUNTER RESET	CONTROL BITS		
DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
M4	M3	M2	M1	P12	P11	P10	P9	C3 (0)	C2 (1)	C1 (1)

IF N DIVIDER REGISTER

IF CP GAIN	IF PRESCALER		12-BIT IF B COUNTER												6-BIT IF A COUNTER						CONTROL BITS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P15	P14	P13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	A6	A5	A4	A3	A2	A1	C3 (1)	C2 (0)	C1 (0)

IF R DIVIDER REGISTER

IF REF IN DOUBLER	15-BIT IF R COUNTER														CONTROL BITS		
DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C3 (1)	C2 (0)	C1 (1)

IF CONTROL REGISTER

RF PHASE RESYNC		RESERVED		RF PHASE RESYNC	IF CP CURRENT SETTING			IF PD POLARITY	IF LDP	IF POWER-DOWN	IF CP THREE-STATE	IF COUNTER RESET	CONTROL BITS		
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
PR3	PR2	T8	T7	PR1	CP3	CP2	CP1	P21	P20	P19	P18	P17	C3 (1)	C2 (1)	C1 (0)

02946-034

Figure 34. Register Summary



*WHEN P = 8/9, N_{MIN} = 91

Figure 35. RF N Divider Register Map



Figure 36. RF R Divider Register Map



Figure 37. RF Control Register Map



Figure 38. Master Register Map

IF CP GAIN	IF PRESCALER*		12-BIT IF B COUNTER*												6-BIT IF A COUNTER*						CONTROL BITS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P15	P14	P13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	A6	A5	A4	A3	A2	A1	C3 (1)	C2 (0)	C1 (0)

P14	P13	PRESCALER VALUE
0	0	8/9
0	1	16/17
1	0	32/33
1	1	64/65

P15	IF CP GAIN
0	DISABLED
1	ENABLED

A6	A5	.....	A2	A1	A COUNTER DIVIDE RATIO
0	0	.....	0	0	0
0	0	.....	0	1	1
0	0	.....	1	0	2
0	0	.....	1	1	3
.	.	.....	.	.	.
.	.	.....	.	.	.
.	.	.....	.	.	.
1	1	.....	0	0	60
1	1	.....	0	1	61
1	1	.....	1	0	62
1	1	.....	1	1	63

B12	B11	B10	.....	B3	B2	B1	B COUNTER DIVIDE RATIO
0	0	0	.....	0	1	1	3
0	0	0	.....	1	0	0	4
.	.	.	.....	.	.	.	.
.	.	.	.....	.	.	.	.
.	.	.	.....	.	.	.	.
1	1	1	.....	1	0	0	4092
1	1	1	.....	1	0	1	4093
1	1	1	.....	1	1	0	4094
1	1	1	.....	1	1	1	4095

02946-039

*N = BP + A, P IS PRESCALER VALUE. B MUST BE GREATER THAN OR EQUAL TO A FOR CONTIGUOUS VALUES OF N, N_{MIN}IS (P^2 – P) .

Figure 39. IF N Divider Register Map

IF REF_{IN} DOUBLER	15-BIT IF R COUNTER														CONTROL BITS		
DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C3 (1)	C2 (0)	C1 (1)

R15	R14	R13	R12	.....	R3	R2	R1	DIVIDE RATIO
0	0	0	0	.....	0	0	1	1
0	0	0	0	.....	0	1	0	2
0	0	0	0	.....	0	1	1	3
0	0	0	0	.....	1	0	0	4
.	.	.	.	.....	.	.	.	.
.	.	.	.	.....	.	.	.	.
.	.	.	.	.....	.	.	.	.
32764	1	1	1	.....	1	0	0	16380
32765	1	1	1	.....	1	0	1	16381
32766	1	1	1	.....	1	1	0	16382
32767	1	1	1	.....	1	1	1	16383

P16	IF REF_{IN} DOUBLER
0	DISABLED
1	ENABLED

02946-040

Figure 40. IF R Divider Register Map



Figure 41. IF Control Register Map

REGISTER DESCRIPTIONS

RF N DIVIDER REGISTER (ADDRESS R0)

With Bits[2:0] of R0 set to 000, the on-chip RF N divider register is programmed. Figure 35 shows the input data format for programming this register.

8-Bit RF INT Value

These eight bits control what is loaded as the INT value. INT is used to determine the overall feedback division factor. It is used in Equation 1.

12-Bit RF FRAC Value

These 12 bits control what is loaded as the FRAC value into the fractional interpolator. FRAC is part of what determines the overall feedback division factor. It is used in Equation 1. The FRAC value must be less than or equal to the value loaded into the MOD register.

RF R DIVIDER REGISTER (ADDRESS R1)

With Bits[2:0] of R1 set to 001, the on-chip RF R divider register is programmed. Figure 36 shows the input data format for programming this register.

RF Prescaler (P/P + 1)

The RF dual-modulus prescaler (P/P +1), along with the INT, FRAC, and MOD counters, determine the overall division ratio from the RF_{IN} to the PFD input. Operating at CML levels, the prescaler takes the clock from the RF input stage and divides it down to a manageable frequency for the CMOS counters. The prescaler is based on a synchronous 4/5 core (see Figure 36).

RF REFIN Doubler

Setting this bit to 0 feeds the REF_{IN} signal directly to the 4-bit RF R counter, disabling the doubler. Setting this bit to 1 multiplies the REF_{IN} frequency by a factor of 2 before feeding into the 4-bit RF R counter. When the doubler is disabled, the REF_{IN} falling edge is the active edge at the PFD input to the fractional-N synthesizer. When the doubler is enabled, both the rising and falling edges of REF_{IN} become active edges at the PFD input.

When the doubler is enabled and lowest spur mode is chosen, the in-band phase noise performance is sensitive to the REF_{IN} duty cycle. The phase noise degradation can be as much as 5 dB for REF_{IN} duty cycles outside a 45% to 55% range. The phase noise is insensitive to REF_{IN} duty cycle in the lowest noise mode and in low noise and spur mode. The phase noise is insensitive to the REF_{IN} duty cycle when the doubler is disabled.

4-Bit RF R Counter

The 4-bit RF R counter allows the input reference frequency (REF_{IN}) to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 15 are allowed.

12-Bit Interpolator Modulus

This programmable register sets the fractional modulus. The fractional modulus is the ratio of the PFD frequency to the channel step resolution on the RF output.

RF CONTROL REGISTER (ADDRESS R2)

With Bits[2:0] of R2 set to 010, the on-chip RF control register is programmed. Figure 37 shows the input data format for programming this register. Upon initialization, DB15 to DB11 must all be set to 0.

Noise and Spur Setting

The noise and spur setting (Bit 15, Bit 11, and Bit 06 of R2) is a feature that allows the user to optimize his or her design either for improved spurious performance or for improved phase noise performance. When set to 000, the lowest spurs setting is chosen. In this setting, dither is enabled. This randomizes the fractional quantization noise so that it looks more like white noise than spurious noise, which means that the device is optimized for improved spurious performance. This operation is normally used when the PLL closed-loop bandwidth is wide for fast locking applications. A wide-loop filter does not attenuate the spurs to a level that a narrow-loop bandwidth does. When these bits are set to 001, the low noise and spur setting is enabled. In this setting, dither is disabled. This optimizes the synthesizer to operate with improved noise performance. However, the spurious performance is degraded in this mode compared to the lowest spurs setting. To improve noise performance even further, another option is available that reduces the phase noise. This is the lowest noise setting: 111. As well as disabling the dither, it also ensures that the charge pump is operating in an optimum region for noise performance. This setting is extremely useful where a narrow-loop filter bandwidth is available. The synthesizer ensures extremely low noise, and the filter attenuates the spurs. The Typical Performance Characteristics section gives the user an idea of the trade-off in a typical WCDMA setup for the different noise and spur settings.

RF Counter Reset

DB3 is the RF counter reset bit for the ADF4252. When this bit is 1, the RF synthesizer counters are held in reset. For normal operation, this bit must be 0.

RF Charge Pump Three-State

This bit puts the charge pump into three-state mode when programmed to a 1. It must be set to 0 for normal operation.

RF Power-Down

DB5 on the ADF4252 provides the programmable power-down mode. Setting this bit to a 1 performs a power-down on both the RF and IF sections. Setting this bit to 0 returns the RF and IF sections to normal operation. While in software power-down, the device retains all information in its registers. Only when supplies are removed are the register contents lost.

When a power-down is activated, the following events occur:

1. All active RF dc current paths are removed.
2. The RF synthesizer counters are forced to their load state conditions.
3. The RF charge pump is forced into three-state mode.
4. The RF digital lock detect circuitry is reset.
5. The RF_{IN} input is debiased.
6. The input register remains active and capable of loading and latching data.

RF Phase Detector Polarity

DB7 on the ADF4252 sets the RF phase detector polarity. When the VCO characteristics are positive, this bit must be set to 1. When VCO characteristics are negative, this bit must be set to 0.

RF Charge Pump Current Setting

DB9 and DB10 set the RF charge pump current setting. This must be set to whatever charge pump current the loop filter has been designed with (see Figure 37).

RF Test Modes

These bits must be set to 000 for normal operation.

MASTER REGISTER (ADDRESS R3)

With Bits[2:0] of R3 set to 011, the on-chip master register is programmed. Figure 38 shows the input data format for programming the master register.

RF and IF Counter Reset

DB3 is the counter reset bit for the ADF4252. When this bit is 1, both the RF and IF R, INT, and MOD counters are held in reset. For normal operation, this bit must be 0. Upon power-up, the DB3 bit must be disabled, and the INT counter resumes counting in close alignment with the R counter. (The maximum error is one prescaler cycle.)

Charge Pump Three-State

This bit puts both the RF and IF charge pump into three-state mode when programmed to a 1. It must be set to 0 for normal operation.

Power-Down

Bit 3 of R3 on the ADF4252 provides the programmable power-down mode. Setting this bit to a 1 performs a power-down on both the RF and IF sections. Setting this bit to 0 returns the RF and IF sections to normal operation. While in software power-down, the device retains all information in its registers. Only when supplies are removed are the register contents lost.

When a power-down is activated, the following events occur:

1. All active dc current paths are removed.
2. The RF and IF counters are forced to their load state conditions.
3. The RF and IF charge pumps are forced into three-state mode.
4. The digital lock detect circuitry is reset.
5. The RF_{IN} input and IF_{IN} input are debiased.
6. The oscillator input buffer circuitry is disabled.
7. The input register remains active and capable of loading and latching data.

XO Disable

Setting this bit to 1 disables the REF_{OUT} circuitry. This is set to 1 when using an external TCXO, VCXO, or other reference sources. This is set to 0 when using the REF_{IN} and REF_{OUT} pins to form an oscillator circuit.

MUXOUT Control

The on-chip multiplexer is controlled by Bits[10: 7] of R3 on the ADF4252. Figure 38 shows the truth table.

If the user updates the RF control register or the IF control register, the MUXOUT contents are lost. To retrieve the MUXOUT signal, the user must write to the master register.

Lock Detect

The digital lock detect output goes high if there are 40 successive PFD cycles with an input error of less than 15 ns. It stays high until a new channel is programmed or until the error at the PFD input exceeds 30 ns for one or more cycles. If the loop bandwidth is narrow compared to the PFD frequency, the error at the PFD inputs may drop below 15 ns for 40 cycles around a cycle slip; therefore, the digital lock detect may go falsely high for a short period until the error again exceeds 30 ns. In this case, the digital lock detect is reliable only as a loss of lock indicator.

IF N DIVIDER REGISTER (ADDRESS R4)

With Bits[2:0] of R4 set to 100, the on-chip IF N divider register is programmed. Figure 39 shows the input data format for programming this register.

IF CP Gain

When set to 1, this bit changes the IF charge pump current setting to its maximum value. When the bit is set to 0, the charge pump current reverts back to its previous state.

IF Prescaler

The dual-modulus prescaler (P/P + 1), along with the IF A and IF B counters, determine the overall division ratio, N, to be realized (N = PB + A) from the IF_{IN} to the IF PFD input. Operating at CML levels, the prescaler takes the clock from the IF input stage and divides it down to a manageable frequency for the CMOS counters. It is based on a synchronous 4/5 core. See Equation 2 and Figure 39.