## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

RF output frequency range: 51.5625 MHz to 6600 MHz
Fractional-N synthesizer and integer-N synthesizer High resolution 38-bit modulus
Low phase noise, voltage controlled oscillator (VCO)
Programmable divide by $1,2,4,8,16,32$, or 64 output
All power supplies: 3.3 V
Logic compatibility: 1.8 V
Programmable dual modulus prescaler of 4/5 or 8/9
Programmable output power level
RF output mute function
3-wire serial interface
Analog and digital lock detect

## APPLICATIONS

Wireless infrastructure (W-CDMA, TD-SCDMA, WiMAX, GSM, PCS, DCS, DECT)
Point to point/point to multipoint microwave links
Satellites/VSATs
Test equipment/instrumentation
Clock generation

## GENERAL DESCRIPTION

The ADF4355-3 allows the implementation of fractional- N or integer-N phase-locked loop (PLL) frequency synthesizers when used with an external loop filter and an external reference frequency. A series of frequency dividers at the output provide operation from 51.5625 MHz to 6600 MHz .
The ADF4355-3 has an integrated VCO with a fundamental output frequency ranging from 3300 MHz to 6600 MHz . In addition, the VCO frequency is connected to divide by $1,2,4,8$, 16,32 , or 64 circuits that allow the user to generate RF output frequencies as low as 51.5625 MHz . For applications that require isolation, the RF output stage can be muted. The mute function is both pin- and software-controllable.

Control of all on-chip registers is through a simple 3-wire interface. The ADF4355-3 operates with analog, digital, charge pump, and VCO power supplies ranging from 3.1515 V to 3.4485 V . The ADF4355-3 also contains hardware and software power-down modes.


Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result fromits use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015-2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## COMPARABLE PARTS <br> $\qquad$

View a parametric search of comparable parts.
EVALUATION KITS $\qquad$

- ADF4355-3 Evaluation Board


## DOCUMENTATION

## Data Sheet

- ADF4355-3: Microwave Wideband Synthesizer with Integrated VCO Data Sheet


## User Guides

- UG-873: Evaluating the ADF4355-3 Fractional-N/Integer-N PLL Frequency Synthesizer


## DESIGN RESOURCES

- ADF4355-3 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADF4355-3 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT $\square$
Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Timing Characteristics ..... 5
Absolute Maximum Ratings ..... 6
Transistor Count .....  .6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 9
Theory of Operation ..... 12
Reference Input Section ..... 12
RF N Divider ..... 12
Phase Frequency Detector (PFD) and Charge Pump ..... 13
MUXOUT and Lock Detect ..... 13
Input Shift Registers ..... 13
Program Modes ..... 14
VCO. ..... 14
Output Stage ..... 14
Loop Filter ..... 14
Register Maps ..... 16
Register 0 ..... 18
Register 1 ..... 19
Register 2 ..... 20
Register 3 ..... 21
REVISION HISTORY
1/16—Rev. 0 to Rev. A
Change to Integrated RMS Jitter Parameter, Unit Column, Table 1 .....  4
Changes to Reference Input Section ..... 12
Changes to Table 6 ..... 15
Changes to Figure 25 ..... 17
Changes to Reference Mode Section ..... 23
Changes to Negative Bleed Section ..... 24
Changes to Charge Pump Bleed Current Section ..... 25
Changes to Figure 34, Figure 35, and Register 8 Section ..... 27
Changes to Figure 37 and Register 11 Section ..... 28
Register 4 ..... 22
Register 5 ..... 23
Register 6 ..... 24
Register 7 ..... 26
Register 8 ..... 27
Register 9 ..... 27
Register 10 ..... 28
Register 11 ..... 28
Register 12 ..... 29
Register Initialization Sequence ..... 29
Frequency Update Sequence ..... 30
RF Synthesizer-A Worked Example ..... 30
Reference Doubler and Reference Divider ..... 30
Spurious Optimization and Fast Lock ..... 31
Optimizing Jitter ..... 31
Spur Mechanisms ..... 31
Lock Time. ..... 31
Applications Information ..... 32
Direct Conversion Modulator ..... 32
Power Supplies ..... 33
Printed Circuit Board (PCB) Design Guidelines for a Chip- Scale Package ..... 33
Output Matching ..... 33
Outline Dimensions ..... 34
Ordering Guide ..... 34

ADF4355-3

## SPECIFICATIONS

$\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{RF}}=\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{VCO}}=\mathrm{V}_{\mathrm{REGVCO}}=3.3 \mathrm{~V} \pm 4.5 \%, \mathrm{~A}_{\mathrm{GND}}=\mathrm{CP}_{\mathrm{GND}}=\mathrm{A}_{\mathrm{GNDVCO}}=\mathrm{SD}_{\mathrm{GND}}=\mathrm{A}_{\mathrm{GNDRF}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=5.1 \mathrm{k} \Omega, \mathrm{dBm}$ referred to $50 \Omega, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFinA/REFinB CHARACTERISTICS Input Frequency | REF ${ }_{\text {IN }}$ |  |  |  |  | For $\mathrm{f}<10 \mathrm{MHz}$, ensure that the slew rate > $21 \mathrm{~V} / \mu \mathrm{s}$ |
| Single-Ended Mode |  | 10 |  | 250 | MHz |  |
| Differential Mode |  | 10 |  | 600 | MHz |  |
| Doubler Enabled |  |  |  | 100 | MHz | Doubler is set in Register 4, Bit DB26 |
| Input Sensitivity |  |  |  |  |  |  |
| Single-Ended Mode |  | 0.4 |  | $A V_{\text {DD }}$ | Vp-p | REF ${ }_{\text {IN }} A$ biased at $A V_{D D} / 2$; ac coupling ensures $\mathrm{AV}_{\mathrm{DD}} / 2$ bias |
| Differential Mode |  | 0.4 |  | 1.8 | V p-p | LVDS and LVPECL compatible, REF $_{\text {in }} A /$ REFin $B$ biased at 2.1 V ; ac coupling ensures 2.1 V bias |
| Input Capacitance |  |  |  |  |  |  |
| Single-Ended Mode |  |  | 6.9 |  | pF |  |
| Differential Mode |  |  | 1.4 |  | pF |  |
| Input Current |  |  |  | $\pm 60$ | $\mu \mathrm{A}$ | Single-ended reference programmed |
|  |  |  |  | $\pm 250$ | $\mu \mathrm{A}$ | Differential reference programmed |
| Phase Detector Frequency |  |  |  | 125 | MHz |  |
| CHARGE PUMP (CP) |  |  |  |  |  |  |
| Charge Pump Current, Sink/Source | $\mathrm{I}_{\mathrm{CP}}$ |  |  |  |  | $\mathrm{R}_{\text {SET }}=5.1 \mathrm{k} \Omega$ |
| High |  | 4.8 |  |  | mA |  |
| Low |  | 0.3 |  |  | mA |  |
| $\mathrm{R}_{\text {SET }}$ Range |  | 5.1 |  |  | $k \Omega$ | Fixed |
| Current Matching |  | 3 |  |  | \% | $0.5 \mathrm{~V} \leq \mathrm{V}_{C P}{ }^{1} \leq \mathrm{V}_{P}-0.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {cP }} \mathrm{Vs}$. $\mathrm{V}_{\text {cP }}{ }^{1}$ |  | 3 |  |  | \% | $0.5 \mathrm{~V} \leq \mathrm{V}_{C P}{ }^{1} \leq \mathrm{V}_{P}-0.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {CP }}$ vs. Temperature |  | 1.5 |  |  | \% | $\mathrm{V}_{\mathrm{CP}}{ }^{1}=2.5 \mathrm{~V}$ |
| LOGIC INPUTS |  |  |  |  |  | 1.8 V and 3.3 V compatible |
| Input Voltage |  |  |  |  |  |  |
| High | Vinh | 1.5 |  | DV ${ }_{\text {DD }}$ | V |  |
| Low | $\mathrm{V}_{\text {InL }}$ |  |  | 0.6 | V |  |
| Input Current | l INH/ $/ \mathrm{INL}^{\text {IN }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
| Input Capacitance | CIN |  | 3.0 |  | pF |  |
| LOGIC OUTPUTS |  |  |  |  |  |  |
| Output Voltage |  |  |  |  |  |  |
| High | V о | DV ${ }_{\text {DD }}-0.4$ |  |  | V | 3.3 V output selected |
|  |  | 1.5 | 1.8 |  | V | 1.8 V output selected |
| Low | VoL | 0.4 |  |  | V | $\mathrm{loL}^{2}=500 \mu \mathrm{~A}$ |
| Output High Current | $\mathrm{IOH}^{\text {I }}$ | 500 |  |  | $\mu \mathrm{A}$ |  |
| POWER SUPPLIES |  |  |  |  |  |  |
| Analog Power | $A V_{\text {D }}$ | 3.1515 | 3.3 | 3.4485 | V | $3.3 \mathrm{~V} \pm 4.5 \%$ |
| Digital Power, RF Supply, Charge Pump, and VCO Supply Voltage | $\begin{aligned} & \mathrm{DV}_{\mathrm{DD},}, \mathrm{~V}_{\mathrm{RF}}, \\ & \mathrm{~V}_{\mathrm{P},} \mathrm{~V}_{\mathrm{vco}} \end{aligned}$ |  | AV DD |  |  | Voltages must equal $\mathrm{AV}_{\mathrm{DD}}$ |
| Charge Pump Supply Current | Ip |  | 3.1 | 5 | mA |  |
| $\mathrm{DI}_{\mathrm{DD}}+\mathrm{Al}_{\text {DD }}{ }^{3}$ |  |  | 66 | 75 | mA | Supply current drawn by DV ${ }_{\text {DD }}$ plus supply current drawn by AV DD |
| Output Dividers |  |  |  |  |  | See Table 6 |
| VCO Supply Current | Ivco |  | 52 | 70 | mA |  |
| RFout $\mathrm{A} \pm$ /RFout $\mathrm{E} \pm$ Supply Current | $\mathrm{I}_{\text {RFout } \pm \pm}$ |  | $\begin{aligned} & 13 / 19 / \\ & 25 / 31 \end{aligned}$ | $\begin{aligned} & 20 / 27 / \\ & 34 / 41 \end{aligned}$ | mA | RF output stage is programmable; RFout $B+/$ RFout $B$ - powered off |
| Low Power Sleep Mode |  |  | 1500 |  | $\mu \mathrm{A}$ | Hardware power-down |
|  |  |  | 1950 |  | $\mu \mathrm{A}$ | Software power-down |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| VCO Frequency Range | $\begin{aligned} & \mathrm{f}_{\mathrm{RF}} \\ & \mathrm{~K}_{\mathrm{V}} \end{aligned}$ | $\begin{aligned} & 3300 \\ & 51.5625 \end{aligned}$ |  | 6600 | MHz | Fundamental VCO range |
| RF Output Frequency |  |  |  | 6600 | MHz |  |
| VCO Sensitivity |  |  | 63 |  | MHz/V |  |
| Frequency Pushing (Open-Loop) |  |  | 22 |  | MHz/V |  |
| Frequency Pulling (Open-Loop) |  |  | 0.54 |  | MHz | Voltage standing wave ratio $(\mathrm{VSWR})=2: 1$ |
| Harmonic Content |  |  |  |  |  |  |
| Second |  |  | -27 |  | dBC | Fundamental VCO output (RFoutA+) |
|  |  |  | -22 |  | dBC | Divided VCO output (RFoutA+) |
| Third |  |  | -20 |  | dBC | Fundamental VCO output ( $\mathrm{RF}_{\text {out }} \mathrm{A}+$ ) |
|  |  |  | -12 |  | dBc | Divided VCO output (RFout ${ }^{\text {a }}$ ) |
| RF Output Power ${ }^{4}$ |  |  | 8 |  | dBm | RFoutA $+=1 \mathrm{GHz} .7 .5 \mathrm{nH}$ inductor to $\mathrm{V}_{\mathrm{RF}}$ RFoutA+/RFoutA-= 4.4 GHz .7 .5 nH inductor to $\mathrm{V}_{\mathrm{RF}}$ |
|  |  |  | 3 |  | dBm |  |
| RF Output Power Variation |  |  | $\pm 1$ |  | dB | RFoutA+/RFout ${ }_{\text {- }}-=4.4 \mathrm{GHz}$ |
| Over Frequency |  |  | $\pm 3$ |  | dB | RFout $A+/$ RFout ${ }_{\text {or }}-=1 \mathrm{GHz}$ to 4.4 GHz |
| Level of Signal with Output Disabled |  |  | -60 |  | dBm | $\begin{aligned} & \text { RFoutA+/RFoutA }-=1 \mathrm{GHz}, \mathrm{VCO}=4 \mathrm{GHz} \\ & \text { RFourA+/RFoutA }-=4.4 \mathrm{GHz}, \mathrm{VCO}=4.4 \mathrm{GHz} \end{aligned}$ |
|  |  |  | -30 |  | dBm |  |
| NOISE CHARACTERISTICS |  |  |  |  |  |  |
| Fundamental VCO Phase Noise Performance |  |  |  |  |  | VCO noise in open-loop conditions |
| 3.3 GHz Carrier |  |  | -113 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 100 kHz offset from 3.3 GHz carrier |
|  |  |  | -133 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 800 kHz offset from 3.3 GHz carrier |
|  |  |  | -135 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 1 MHz offset from 3.3 GHz carrier |
|  |  |  | -153 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 10 MHz offset from 3.3 GHz carrier |
| 5.0 GHz Carrier |  |  | -110 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 100 kHz offset from 5.0 GHz carrier |
|  |  |  | -130 |  | dBc/Hz | 800 kHz offset from 5.0 GHz carrier |
|  |  |  | -132 |  | dBc/Hz | 1 MHz offset from 5.0 GHz carrier |
|  |  |  | -151 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 10 MHz offset from 5.0 GHz carrier |
| 6.6 GHz Carrier |  |  | -107 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 100 kHz offset from 6.6 GHz carrier |
|  |  |  | -127 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 800 kHz offset from 6.6 GHz carrier |
|  |  |  | -129 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 1 MHz offset from 6.6 GHz carrier |
|  |  |  | -148 |  | $\mathrm{dBc} / \mathrm{Hz}$ | 10 MHz offset from 6.6 GHz carrier |
| Normalized In-Band Phase Noise Floor | PN $1_{1-f}$ |  |  |  |  |  |
| Fractional Channel ${ }^{5}$ |  |  | $-221$ |  | $\mathrm{dBc} / \mathrm{Hz}$$\mathrm{dBc} / \mathrm{Hz}$ |  |
| Integer Channel ${ }^{6}$ |  |  | -223 |  |  |  |
| Normalized 1/f Noise ${ }^{7}$ |  |  | -116 |  | $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ | 10 kHz offset, normalized to 1 GHz |
| Integrated RMS Jitter |  |  | 200 |  | fs |  |
| Spurious Signals due to Phase Frequency Detector (PFD) Frequency |  |  | -85 |  | dBC |  |

${ }^{1} \mathrm{~V}_{\text {CP }}$ is the voltage at the $\mathrm{CP}_{\text {out }}$ pin.
${ }^{2} \mathrm{I}_{\text {oL }}$ is the output low current.
${ }^{3} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{AV}_{\mathrm{DD}}=\mathrm{DV} V_{D D}=\mathrm{V}_{\mathrm{RF}}=\mathrm{V}_{\mathrm{VCO}}=\mathrm{V}_{\mathrm{P}}=3.3 \mathrm{~V}$; prescaler $=4 / 5 ; \mathrm{f}_{\text {REF }}=122.88 \mathrm{MHz} ; \mathrm{f}_{\mathrm{PFD}}=61.44 \mathrm{MHz} ;$ and $\mathrm{f}_{\mathrm{RF}}=1650 \mathrm{MHz}$.
${ }^{4}$ RF output power using the EV-ADF4355-3SD1Z evaluation board measured into a spectrum analyzer, with board and cable losses de-embedded. Unused RF output pins are terminated in $50 \Omega$.
${ }^{5}$ Use this figure to calculate the phase noise for any application. To calculate in-band phase noise performance as seen at the VCO output, use the following formula: $-221+10 \log \left(f_{\text {PFD }}\right)+20 \log N$. The value given is the lowest noise mode for the fractional channel.
${ }^{6}$ Use this figure to calculate the phase noise for any application. To calculate in-band phase noise performance as seen at the VCO output, use the following formula: $-223+10 \log \left(f_{\text {PFD }}\right)+20 \log N$. The value given is the lowest noise mode for the integer channel.
${ }^{7}$ The PLL phase noise is composed of $1 / \mathrm{f}$ (flicker) noise plus the normalized PLL noise floor. The formula for calculating the $1 / \mathrm{f}$ noise contribution at an RF frequency ( $\mathrm{f}_{\mathrm{RF}}$ ) and at a frequency offset ( $f$ ) is given by $\mathrm{PN}=\mathrm{P}_{1-f}+10 \log (10 \mathrm{kHz} / \mathrm{f})+20 \log \left(\mathrm{f}_{\mathrm{R}} / 1 \mathrm{GHz}\right)$. Both the normalized phase noise floor and flicker noise are modeled in the ADIsimPLL ${ }^{\text {TM }}$ design tool.

## TIMING CHARACTERISTICS

$\mathrm{AV}_{\mathrm{DD}}=\mathrm{D} \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{RF}}=\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{VCO}}=3.3 \mathrm{~V} \pm 4.5 \%, \mathrm{~A}_{\mathrm{GND}}=\mathrm{CP}_{\mathrm{GND}}=\mathrm{A}_{\mathrm{GNDVCO}}=\mathrm{SD}_{\mathrm{GND}}=\mathrm{A}_{\mathrm{GNDRF}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=5.1 \mathrm{k} \Omega, \mathrm{dBm}$ referred to $50 \Omega, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 2. Write Timing

| Parameter | Limit | Unit | Description |
| :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{CLK}}$ | 50 | MHz max | SPI CLK frequency |
| $\mathrm{t}_{1}$ | 10 | ns min | LE setup time |
| $\mathrm{t}_{2}$ | 5 | ns min | DATA to CLK setup time |
| $\mathrm{t}_{3}$ | 5 | ns min | DATA to CLK hold time |
| $\mathrm{t}_{4}$ | 10 | ns min | CLK high duration |
| $\mathrm{t}_{5}$ | 10 | ns min | CLK low duration |
| $\mathrm{t}_{6}$ | 5 | CLK to LE setup time |  |
| $\mathrm{t}_{7}$ | ns min | LE pulse width |  |

## Write Timing Diagram



Figure 2. Write Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter ${ }^{1}$ | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {RF }}, \mathrm{DV}_{\text {DD }}, \mathrm{AV}_{\text {DD }}$ to GND | -0.3 V to +3.6 V |
| $A V_{D D}$ to $\mathrm{DV}^{\text {DD }}$ | -0.3 V to +0.3 V |
| $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{vco}}, \mathrm{V}_{\text {REGvco }}$ to GND | -0.3 V to +3.6 V |
| CPout to GND ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{P}}+0.3 \mathrm{~V}$ |
| Digital Input/Output Voltage to GND | -0.3 V to $\mathrm{DV} \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog Input/Output Voltage to GND | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| REFInA, REFin B to GND | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| REFINA to REFIn $B$ | $\pm 2.1 \mathrm{~V}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$, Thermal Impedance Pad Soldered to GND | $27.3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 40 sec |
| Electrostatic Discharge (ESD) |  |
| Charged Device Model | 500 V |
| Human Body Model | 2500 V |

[^0]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

The ADF4355-3 is a high performance RF integrated circuit with an ESD rating of 2500 V and is ESD sensitive. Take proper precautions for handling and assembly.

## TRANSISTOR COUNT

The transistor count for the ADF4355-3 is 103,665 (CMOS) and 3214 (bipolar).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE CONNECTED TO AGND.

Figure 3. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | CLK | Serial Clock Input. Data is clocked into the 32-bit shift register on the CLK rising edge. This input is a high impedance CMOS input. |
| 2 | DATA | Serial Data Input. The serial data is loaded most significant bit (MSB) first with the four least significant bits (LSBs) as the control bits. This input is a high impedance CMOS input. |
| 3 | LE | Load Enable, CMOS Input. When LE goes high, the data stored in the shift register is loaded into the register that is selected by the four LSBs. |
| 4 | CE | Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode. A logic high on this pin powers up the device, depending on the status of the power-down bits. |
| 5,16 | $A V_{D D}$ | Analog Power Supplies. These pins range from 3.1515 V to 3.4485 V . Connect decoupling capacitors to the analog ground plane as close to these pins as possible. $A V_{D D}$ must have the same value as $D V_{D D}$. |
| 6 | $V_{P}$ | Charge Pump Power Supply. $\mathrm{V}_{\mathrm{P}}$ must have the same value as $\mathrm{V}_{\mathrm{vco}}$. Connect decoupling capacitors to the ground plane as close to this pin as possible. |
| 7 | CPout | Charge Pump Output. When enabled, this output provides $\pm \mathrm{Icp}$ to the external loop filter. The output of the loop filter is connected to $V_{\text {TUNE }}$ to drive the internal VCO. |
| 8 | CPGnd | Charge Pump Ground. This output is the ground return pin for CPout. |
| 9 | Agnd | Analog Ground. Ground return pin for AV ${ }_{\text {DD }}$. |
| 10 | $V_{\text {RF }}$ | Power Supply for the RF Output. Connect decoupling capacitors to the analog ground plane as close to this pin as possible. $V_{R F}$ must have the same value as $A V_{D D}$. For optimum spurious performance, $V_{R F}$ and $D V_{D D}$ must originate from different regulators. |
| 11 | RFoutA+ | VCO Output. The output level is programmable. The VCO fundamental output or a divided down version is available. |
| 12 | RFoutA- | Complementary VCO Output. The output level is programmable. The VCO fundamental output or a divided down version is available. |
| 13 | $A_{\text {Gndra }}$ | RF Output Stage Ground. This pin is the ground return for the RF output stage. |
| 14 | RFout ${ }^{\text {+ }}$ | Auxiliary VCO Output. The output level is programmable. The VCO fundamental output or a divided down version is available. |
| 15 | RFoutB- | Complementary Auxiliary VCO Output. The output level is programmable. The VCO fundamental output or a divided down version is available. |
| 17 | Vvco | Power Supply for the VCO. The voltage on this pin ranges from 3.1515 V to 3.4485 V . Connect decoupling capacitors to the analog ground plane as close to this pin as possible. |
| 18, 21 | Agndico | VCO Ground. This pin is the ground return path for the VCO. |
| 19 | $V_{\text {reglco }}$ | VCO Compensation Node. Connect decoupling capacitors to the ground plane as close to this pin as possible. Connect this pin directly to Vvco. |
| 20 | $V_{\text {tune }}$ | Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CPout output voltage. The capacitance at this pin ( $\mathrm{V}_{\text {TUNE }}$ input capacitance) is 7 pF . |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 22 | RSet | Bias Current Resistor. Connecting a resistor between this pin and ground sets the charge pump output current. |
| 23 | $V_{\text {ReF }}$ | Internal Compensation Node. $V_{\text {REF }}$ is dc biased at half of the tuning range. Connect decoupling capacitors to the ground plane as close to this pin as possible. The recommended capacitor values are $10 \mathrm{pF}, 1 \mathrm{nF}$, and $4.7 \mu \mathrm{~F}$. |
| 24 | $V_{\text {bias }}$ | Reference Voltage. Connect decoupling capacitors to the ground plane as close to this pin as possible. The recommended capacitor values are $10 \mathrm{pF}, 1 \mathrm{nF}$, and $1 \mu \mathrm{~F}$. |
| 25,32 | $C_{\text {reg }} 1, \mathrm{C}_{\text {reg }} 2$ | Outputs from the LDO Regulator. Pin 25 and Pin 32 are the supply voltages to the digital circuits, and have a nominal voltage of 1.8 V . Decoupling capacitors of 100 nF connected to $\mathrm{A}_{\text {gnd }}$ are required for these pins. |
| 26 | PDBRF | RF Power-Down. A logic low on this pin mutes the RF outputs. This mute function is also software-controllable. |
| 27 | DV ${ }_{\text {DD }}$ | Digital Power Supply. This pin must be at the same voltage as $\mathrm{AV}_{\mathrm{DD}}$. Place decoupling capacitors to the ground plane as close to this pin as possible. For optimum spurious performance, $\mathrm{V}_{\mathrm{RF}}$ and $\mathrm{DV} \mathrm{V}_{\mathrm{DD}}$ must originate from different regulators. |
| 28 | REFin $B$ | Complementary Reference Input. If unused, ac-couple this pin to $\mathrm{A}_{\text {GND }}$. |
| 29 | REFInA | Reference Input. |
| 30 | MUXOUT | Multiplexer Output. The multiplexer output allows the digital lock detect, the analog lock detect, scaled RF, or the scaled reference frequency to be externally accessible. |
| 31 | SD ${ }_{\text {GND }}$ EP | Digital $\Sigma-\Delta$ Modulator Ground. Pin 31 is the ground return path for the $\Sigma-\Delta$ modulator. Exposed Pad. The exposed pad must be connected to Agnd. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Open-Loop VCO Phase Noise, 3.3 GHz


Figure 5. Open-Loop VCO Phase Noise, 5.0 GHz


Figure 6. Open-Loop VCO Phase Noise, 6.6 GHz


Figure 7. Closed-Loop Phase Noise, RFoutA+, Fundamental VCO and Dividers, $V C O=3.3 \mathrm{GHz}, f_{\text {PFD }}=61.44 \mathrm{MHz}$, Loop Bandwidth $=35 \mathrm{kHz}$


Figure 8. Closed-Loop Phase Noise, RFouTA+, Fundamental VCO and Dividers, $V C O=5.0 \mathrm{GHz}, f_{\text {PFD }}=61.44 \mathrm{MHz}$, Loop Bandwidth $=35 \mathrm{kHz}$


Figure 9. Closed-Loop Phase Noise, RFoutA+, Fundamental VCO and Dividers, $V C O=6.6 \mathrm{GHz}, f_{P F D}=61.44 \mathrm{MHz}$, Loop Bandwidth $=35 \mathrm{kHz}$


Figure 10. Output Power vs. Frequency, RFout $A+/ R F$ out $A-$ ( 7.5 nH Inductors, 10 pF Bypass Capacitors, Board Losses De-Embedded)


Figure 11. RFout $A+/ R F_{\text {out }}$ - Harmonics vs. Frequency ( 7.5 nH Inductors, 10 pF Bypass Capacitors, Board Losses De-Embedded)


Figure 12. RMS Jitter vs. Output Frequency, $f_{P F D}=61.44 \mathrm{MHz}$, Loop Filter $=35 \mathrm{kHz}$


Figure 13. Worst Case PFD Spur vs. Frequency, $f_{P F D}=15.36 \mathrm{MHz}, 30.72 \mathrm{MHz}$, and 61.44 MHz , Loop Filter $=35 \mathrm{kHz}$


Figure 14. Spur Performance, GSM1800 Band, RFoutA $+=1550.2 \mathrm{MHz}, R E F_{\text {IN }}=$ 122.88 MHz, $f_{\text {PFD }}=61.44 \mathrm{MHz}$, Output Divide by 4 Selected, Loop Filter Bandwidth $=35 \mathrm{kHz}$, Channel Spacing $=20 \mathrm{kHz}$


Figure 15. Spur Performance, $W$-CDMA Band, $R F_{\text {out }} A+=2113.5 \mathrm{MHz}, R E F_{I N}=$ $122.88 \mathrm{MHz}, f_{P F D}=61.44 \mathrm{MHz}$, Output Divide by 2 Selected, Loop Filter Bandwidth $=35 \mathrm{kHz}$, Channel Spacing $=20 \mathrm{kHz}$


Figure 16. Spur Performance, RFoutA+ = 2.591 GHz, $R E F_{I N}=122.88 \mathrm{MHz}, f_{P F D}=61.44 \mathrm{MHz}$, Output Divide-by-2 Selected, Loop Filter Bandwidth $=35$ kHz, Channel Spacing $=20$ kHz


Figure 17. Lock Time for 100 MHz Jump from 3300 MHz to 6600 MHz , Loop Bandwidth $=3 \mathrm{kHz}$

## THEORY OF OPERATION

## REFERENCE INPUT SECTION

Figure 18 shows the reference input section of the ADF4355-3. The reference input can accept both single-ended and differential signals. Use the reference mode bit (Register 4, Bit DB9) to select the signal. To use a differential signal on the reference input, program this bit high. In this case, SW1 and SW2 are open, SW3 and SW4 are closed, and the current source that drives the differential pair of transistors switches on. The differential signal is buffered, and it is provided to an emitter coupled logic (ECL) to a CMOS converter. When a single-ended signal is the reference, connect the reference signal to REF $_{\text {IN }} A$ and program Bit DB9 in Register 4 to 0 . In this case, SW1 and SW2 are closed, SW3 and SW4 are open, and the current source that drives the differential pair of transistors switches off. Single-ended mode results in lower integer boundary spurs.


Figure 18. Reference Input Stage

## RF N DIVIDER

The RF N divider allows a division ratio in the PLL feedback path. Determine the division ratio by the INT, FRAC1, FRAC2, and MOD2 values that this divider comprises.


Figure 19. RF N Divider

## INT, FRACx, MODx, and R Counter Relationship

The INT, FRAC1, FRAC2, MOD1, and MOD2 values, in conjunction with the R counter, make it possible to generate output frequencies that are spaced by fractions of the PFD frequency ( $\mathrm{f}_{\text {PFD }}$ ). For more information, see the RF SynthesizerA Worked Example section.

Calculate the RF VCO frequency (VCOout) by

$$
\begin{equation*}
V C O_{\text {out }}=f_{P F D} \times N \tag{1}
\end{equation*}
$$

where:
VCO ${ }_{\text {out }}$ is the output frequency of the VCO (without using the output divider).
$f_{P F D}$ is the frequency of the phase frequency detector.
$N$ is the desired value of the feedback counter, N .
Calculate $\mathrm{f}_{\text {PFD }}$ by

$$
\begin{equation*}
f_{P F D}=R E F_{I N} \times((1+D) /(R \times(1+T))) \tag{2}
\end{equation*}
$$

where:
$R E F_{\text {IN }}$ is the reference input frequency.
$D$ is the $R E F_{I N}$ doubler bit.
$R$ is the preset divide ratio of the binary 10 -bit programmable reference counter (1 to 1023).
$T$ is the $R E F_{\text {IN }}$ divide by 2 bit ( 0 or 1 ).
N comprises

$$
\begin{equation*}
N=I N T+\frac{F R A C 1+\frac{F R A C 2}{M O D 2}}{M O D 1} \tag{3}
\end{equation*}
$$

where:
INT is the 16 -bit integer value ( 23 to 32,767 for the $4 / 5$ prescaler, and 75 to 65,535 for the $8 / 9$ prescaler).
$F R A C 1$ is the numerator of the primary modulus ( 0 to $16,777,215$ ).
FRAC2 is the numerator of the 14 -bit auxiliary modulus ( 0 to 16,383 ).
MOD2 is the programmable, 14-bit auxiliary fractional modulus ( 2 to 16,383 ).
$M O D 1$ is a 24 -bit primary modulus with a fixed value of $2^{24}=$ 16,777,216.
Equation 3 results in a very fine frequency resolution with no residual frequency error. Apply this formula using the following steps:

1. Calculate N by dividing $\mathrm{VCO} \mathrm{VCut}^{\prime} / \mathrm{f}_{\text {pfd }}$. The integer value of this number forms INT.
2. Subtract the INT value from the full N value.
3. Multiply the remainder by $2^{24}$. The integer value of this number forms FRAC1.
4. Calculate the MOD2 based on the channel spacing ( $\mathrm{f}_{\mathrm{CHSP}}$ ) by

$$
\begin{equation*}
M O D 2=f_{P F D} / \mathrm{GCD}\left(f_{P F D}, f_{\text {CHSP }}\right) \tag{4}
\end{equation*}
$$

where:
$f_{C H S P}$ is the desired channel spacing.
$G C D\left(f_{\text {PFD }}, f_{C H S P}\right)$ is the greatest common divider of the PFD frequency and the channel spacing frequency.
5. Calculate FRAC2 by the following equation:

$$
\begin{equation*}
\left.F R A C 2=\left((N-I N T) \times 2^{24}-F R A C 1\right)\right) \times M O D 2 \tag{5}
\end{equation*}
$$

The FRAC2 and MOD2 fraction results in outputs with zero frequency error for channel spacings when

$$
\begin{equation*}
f_{P F D} / G C D\left(f_{P F D} / f_{\text {CHSP }}\right)<16,383 \tag{6}
\end{equation*}
$$

where:
$f_{P F D}$ is the frequency of the phase frequency detector.
$G C D$ is a greatest common divider function.
$f_{\text {CHSP }}$ is the desired channel spacing.
If zero frequency error is not required, the MOD1 and MOD2 denominators operate together to create a 38 -bit resolution modulus.

## INT N Mode

When FRAC1 and FRAC2 $=0$, the synthesizer operates in integer-N mode.

## R Counter

The 10-bit R counter allows the input reference frequency ( $\mathrm{REF}_{\text {IN }}$ ) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 1023 are allowed.

## PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. Figure 20 is a simplified schematic of the phase frequency detector. The PFD includes a fixed delay element that sets the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and provides a consistent reference spur level. Set the phase detector polarity to positive on this device because of the positive tuning of the VCO.


Figure 20. PFD Simplified Schematic

## MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4355-3 allows the user to access various internal points on the chip. The M3, M2, and M1 bits in Register 4 control the state of MUXOUT. Figure 21 shows the MUXOUT section in block diagram form.


Figure 21. MUXOUT Block Diagram
If negative bleed is enabled, lock detect is not reliable for low PFD frequencies.

## INPUT SHIFT REGISTERS

The ADF4355-3 digital section includes a 10-bit R counter, a 16-bit RF integer-N counter, a 24-bit FRAC1 counter, a 14-bit auxiliary fractional counter, and a 14-bit auxiliary modulus counter. Data clocks into the 32 -bit shift register on each rising edge of CLK. The data clocks in MSB first. Data transfers from the shift register to one of 13 latches on the rising edge of LE. The state of the four control bits (C4, C3, C2, and C1) in the shift register determines the destination latch. As shown in Figure 2, the four least significant bits (LSBs) are DB3, DB2, DB1, and DB0. The truth table for these bits is shown in Table 5. Figure 24 and Figure 25 summarize the programing of the latches.

Table 5. Truth Table for the C4, C3, C2, and C1 Control Bits

| Control Bits |  |  |  | Register |
| :--- | :--- | :--- | :--- | :--- |
| C4 | C3 | C2 | C1 |  |
| 0 | 0 | 0 | 0 | Regisister 1 |
| 0 | 0 | 0 | 1 | Register 2 |
| 0 | 0 | 1 | 0 | Register |
| 0 | 0 | 1 | 1 | Register 3 |
| 0 | 1 | 0 | 0 | Register 4 |
| 0 | 1 | 0 | 1 | Register 5 |
| 0 | 1 | 1 | 0 | Register 6 |
| 0 | 1 | 1 | 1 | Register 7 |
| 1 | 0 | 0 | 0 | Register 8 |
| 1 | 0 | 0 | 1 | Register 9 |
| 1 | 0 | 1 | 0 | Register 10 |
| 1 | 0 | 1 | 1 | Register 11 |
| 1 | 1 | 0 | 0 | Register 12 |

## PROGRAM MODES

Table 5 and Figure 24 through Figure 38 show the program modes that must be set up in the ADF4355-3.
The following settings in the ADF4355-3 are double buffered: main fractional value (FRAC1), auxiliary modulus value (MOD2), auxiliary fractional value (FRAC2), reference doubler, reference divide by 2 (RDIV2), phase value, R counter value, and charge pump current setting. Two events must occur before the ADF4355-3 uses a new value for any of the double buffered settings. First, the new value must latch into the device by writing to the appropriate register, and second, a new write to Register 0 must be performed.
For example, to ensure that the modulus value loads correctly, every time the modulus value updates, Register 0 must be written to. The RF divider select in Register 6 is also double buffered, but only when DB14 of Register 4 is high.

## vco

The VCO core in the ADF4355-3 consists of four separate VCOs, each of which uses 256 overlapping bands, which allows covering a wide frequency range without a large VCO sensitivity $\left(\mathrm{K}_{\mathrm{V}}\right)$ and without resulting poor phase noise and spurious performance.
The correct VCO and band are chosen automatically by the VCO and band select logic when Register 0 is updated and autocalibration is enabled. The VCO $\mathrm{V}_{\text {TUNE }}$ is disconnected from the output of the loop filter and is connected to an internal reference voltage.
The R counter output is the clock for the band select logic. After band selection, normal PLL action resumes. The nominal value of $\mathrm{K}_{\mathrm{v}}$ is $63 \mathrm{MHz} / \mathrm{V}$ when the N divider is driven from the VCO output, or the $\mathrm{K}_{v}$ value is divided by D . D is the output divider value if the N divider is driven from the RF output divider (chosen by programming Bits[D23:D21] in Register 6).
The VCO shows the variation of $K_{V}$ as the tuning voltage, $\mathrm{V}_{\text {TUNE }}$, varies within the band and from band to band. For wideband applications covering a wide frequency range (and changing output dividers), a value of $63 \mathrm{MHz} / \mathrm{V}$ provides the most accurate $\mathrm{K}_{\mathrm{v}}$, because this value is closest to the average value. Figure 22 shows how $\mathrm{K}_{V}$ varies with fundamental VCO frequency along with an average value for the frequency band. Users may prefer this figure when using narrow-band designs.


Figure 22. $K_{v}$ vs. VCO Frequency

## OUTPUT STAGE

The RFout A+ and RFout $A$ - pins of the ADF4355-3 connect to the collectors of an NPN differential pair driven by buffered outputs of the VCO, as shown in Figure 23. In this scheme, the ADF4355-3 contains internal $50 \Omega$ resistors connected to the $\mathrm{V}_{\mathrm{RF}}$ pin. To optimize the power dissipation vs. the output power requirements, the tail current of the differential pair is programmable using Bits[DB5:DB4] in Register 6. Four current levels can be set. These levels give the approximate output power levels of $-4 \mathrm{dBm},-1 \mathrm{dBm},+2 \mathrm{dBm}$, and +5 dBm , respectively, using a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{RF}}$ and ac coupling into a $50 \Omega$ load. For accurate power levels, see the Typical Performance Characteristics section. Add an external shunt inductor to provide higher power levels; however, this is less wideband than the internal bias only. Terminate the unused complementary output with a similar circuit to the used output.


Figure 23. Output Stage
Another feature of the ADF4355-3 is that the supply current to the output stages can shut down until the ADF4355-3 achieves lock as measured by the digital lock detect circuitry. The mute until lock detect (MTLD) bit (Bit DB11) in Register 6 enables this function.
The $\mathrm{RF}_{\text {out }} \mathrm{B}+/ \mathrm{RF}_{\text {out }} \mathrm{B}-$ pins are duplicate outputs that can be used independently or in addition to the $\mathrm{RF}_{\text {out }} \mathrm{A}+/ \mathrm{RF}_{\text {out }} \mathrm{A}-$ pins.

## LOOP FILTER

Use only passive loop filters. For information on designing a loop filter, use the ADIsimPLL design tool.
Data Sheet ADF4355-3

Table 6. Total $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{RF}_{\text {out }} \mathrm{A} \pm\right.$ Refers to $\mathrm{RF}_{\text {out }} \mathrm{A}+/ \mathrm{RF}_{\text {out }} \mathrm{A}-$ )

| Divide By | RFoutA $\pm$ Off | RFout $A \pm=\mathbf{4} \mathbf{~ d B m}$ | RFout $A \pm=\mathbf{1 d B m}$ | RFout $\mathrm{A} \pm=+2 \mathrm{dBm}$ | RFout $\mathrm{A} \pm=+5 \mathrm{dBm}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ivco and Ip | 49.4 mA | 49.4 mA | 49.4 mA | 49.4 mA | 49.4 mA |
| $\mathrm{Al}_{\mathrm{DD}}, \mathrm{Dl}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{RF}}$ |  |  |  |  |  |
| 1 | 91.8 mA | 103.3 mA | 106.5 mA | 111.7 mA | 116.9 mA |
| 2 | 100.9 mA | 113.6 mA | 117.0 mA | 122.8 mA | 128.4 mA |
| 4 | 110.8 mA | 123.9 mA | 127.5 mA | 133.6 mA | 139.8 mA |
| 8 | 118.9 mA | 132.1 mA | 135.6 mA | 141.8 mA | 148.0 mA |
| 16 | 124.0 mA | 137.3 mA | 140.8 mA | 147.0 mA | 153.3 mA |
| 32 | 128.0 mA | 141.4 mA | 144.9 mA | 151.1 mA | 157.5 mA |
| 64 | 130.4 mA | 144.0 mA | 147.4 mA | 153.6 mA | 160.0 mA |

REGISTER 0


REGISTER 1


REGISTER 3


REGISTER 4


REGISTER 5


REGister 6

|  |  |  | RESERVED |  |  |  |  | RF DIVIDER SELECT ${ }^{2}$ |  |  | CHARGE PUMP BLEED CURRENT |  |  |  |  |  |  |  |  | $\frac{\stackrel{\rightharpoonup}{\mathrm{H}}}{2}$ |  |  | AUXRF OUTPUTPOWER |  |  | $\begin{aligned} & \text { RF } \\ & \text { OUTPUT } \\ & \text { PWWER } \end{aligned}$ |  | CONTROLBITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 | DB30 | DB29 | DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | BL10 | BL9 | 1 | 0 | 1 | 0 | D13 | D12 | D11 | D10 | BL8 | BL7 | BL6 | BL5 | BL4 | BL3 | BL2 | BL1 | 0 | D8 | 0 | D6 | D5 | D4 | D3 | D2 | D1 | C4(0) | C3(1) | C2(1) | C1(0) |

REGISTER 7


REGISTER 9


REGISTER 10


REGISTER 11


REGISTER 12


Figure 25. Register Summary (Register 7 to Register 12)


Figure 26. Register 0

## REGISTER 0

## Control Bits

With Bits[C4:C1] set to 0000, Register 0 is programmed. Figure 26 shows the input data format for programming this register.

## Reserved

Bits[DB31:DB22] are reserved and must be set to 0 .

## Automatic Calibration (Autocal)

Write to Register 0 to enact (by default) the VCO automatic calibration, and to choose the appropriate VCO and VCO subband. Write 1 to the AC1 bit (Bit DB21) to enable the automatic calibration, which is the recommended mode of operation.
Set the AC 1 bit to 0 to disable the automatic calibration, which leaves the ADF4355-3 in the same band it is already in when Register 0 is updated.
Disable the automatic calibration only for fixed frequency applications, phase adjust applications, or very small ( $<10 \mathrm{kHz}$ ) frequency jumps.

## Prescaler Value

The dual modulus prescaler ( $\mathrm{P} / \mathrm{P}+1$ ), along with the INT, FRACx, and MODx counters, determines the overall division ratio from the VCO output to the PFD input. The PR1 bit (Bit DB20) in Register 0 sets the prescaler value.

Operating at CML levels, the prescaler takes the clock from the VCO output and divides it down for the counters. It is based on a synchronous $4 / 5$ core. The prescaler limits the INT value; therefore, if P is $4 / 5, \mathrm{INT}_{\text {Min }}$ is 23 , and if P is $8 / 9, \mathrm{INT}_{\text {min }}$ is 75 .

## 16-Bit Integer Value

The 16 INT bits (Bits[DB19:DB4]) set the INT value, which determines the integer part of the feedback division factor. The INT value is used in Equation 3 (see the RF Synthesizer-A Worked Example section). All integer values from 23 to 32,767 are allowed for the $4 / 5$ prescaler. For the $8 / 9$ prescaler, the minimum integer value is 75 , and the maximum value is 65,535 .


Figure 27. Register 1

## REGISTER 1

## Control Bits

With Bits[C4:C1] set to 0001, Register 1 is programmed. Figure 27 shows the input data format for programming this register.

## Reserved

Bits[DB31:DB28] are reserved and must be set to 0 .

## 24-Bit Main Fractional Value

The 24 FRAC1 bits (Bits[DB27:DB4]) set the numerator of the fraction that is input to the $\Sigma-\Delta$ modulator. This fraction, along with the INT value, specifies the new frequency channel that the synthesizer locks to, as shown in the RF Synthesizer-A Worked Example section. FRAC1 values from 0 to (MOD1-1) cover channels over a frequency range equal to the PFD reference frequency.

${ }^{1}$ DBR $=$ DOUBLE BUFFERED REGISTER—BUFFERED BY THE WRITE TO REGISTER 0.
Figure 28. Register 2

## REGISTER 2

## Control Bits

With Bits[C4:C1] set to 0010, Register 2 is programmed. Figure 28 shows the input data format for programming this register.

## 14-Bit Auxiliary Fractional Value (FRAC2)

The 14-bit auxiliary fractional value (Bits[DB31:DB18]) controls the auxiliary fractional word. FRAC2 must be less than the MOD2 value programmed in Register 2.

## 14-Bit Auxiliary Modulus Value (MOD2)

The 14-bit auxiliary modulus value (Bits[DB17:DB4]) sets the auxiliary fractional modulus. Use MOD2 to correct any residual error due to the main fractional modulus.


Figure 29. Register 3

## REGISTER 3

## Control Bits

With Bits[C4:C1] set to 0011, Register 3 is programmed. Figure 29 shows the input data format for programming this register.

## Reserved

Bit DB31 is reserved and must be set to 0 .

## SD Load Reset

When writing to Register 0 , the $\Sigma-\Delta(\mathrm{SD})$ modulator resets. For applications in which the phase is continually adjusted, this reset may not be desirable; therefore, in these cases, the $\Sigma-\Delta$ reset can be disabled by writing a 1 to the SD1 bit (Bit DB30).

## Phase Resync

To use the phase resynchronization feature, the PR1 bit (Bit DB29) must be set to 1 . If unused, the bit can be programmed to 0 . The phase resync timer must also be used in Register 12 to ensure that the resynchronization feature is applied after the PLL settles to the final frequency. If the PLL has not settled to the final frequency, phase resync may not function correctly. Resynchronization is useful in phased array and beam forming applications. It ensures repeatability of output phase when programming the same frequency. In phase critical applications that use frequencies requiring the output divider ( $<3300 \mathrm{MHz}$ ), it is necessary to feed the N divider with the divided VCO frequency as distinct from the fundamental VCO frequency, which is achieved by
programming the D13 bit (Bit DB24) in Register 6 to 0, which ensures divided feedback to the N divider.

For resync applications, enable the $\Sigma-\Delta$ modulator load reset in Register 3 by setting DB30 to 0 . Phase resync functions only when FRAC2 $=0$.

## Phase Adjustment

To adjust the relative output phase of the ADF4355-3 on each Register 0 update, set the PA1 bit (Bit DB28) to 1 . This feature differs from the resynchronization feature in that it is useful when adjustments to phase are made continually in an application. For this function, disable the VCO automatic calibration by setting the AC 1 bit (Bit DB21) in Register 0 to 1, and disable the SD load reset by setting the SD1 bit (Bit DB30) in Register 3 to

1. Note that phase resync and phase adjustment cannot be used simultaneously.

## 24-Bit Phase Value

The phase of the RF output frequency can be adjusted in 24-bit steps; from $0^{\circ}(0)$ to $360^{\circ}\left(2^{24}-1\right)$. For phase adjustment applications, the phase is set by
(Phase Value $16,777,216) \times 360^{\circ}$
When the phase value is programmed to Register 3, each subsequent adjustment of Register 0 increments the phase by the value in this equation.


Figure 30. Register 4

## REGISTER 4

## Control Bits

With Bits[C4:C1] set to 0100, Register 4 is programmed. Figure 30 shows the input data format for programming this register.

## Reserved

Bits[DB31:DB30] are reserved and must be set to 0 .

## MUXOUT

The on-chip multiplexer (MUXOUT) is controlled by Bits[DB29:DB27]. For additional details, see Figure 30.
When changing frequency, that is, writing R0, MUXOUT must not be set to the N divider output or the R divider output. If needed, enable these functions after locking to the new frequency.

## Reference Doubler

Setting the RD2 bit (Bit DB26) to 0 feeds the REF IN $_{\text {signal directly }}$ to the 10 -bit R counter, disabling the doubler. Setting this bit to 1 multiplies the reference frequency by a factor of 2 before feeding it into the 10 -bit R counter. When the doubler is disabled, the $\mathrm{REF}_{\text {IN }}$ falling edge is the active edge at the PFD input to the fractional synthesizer. When the doubler is enabled, both the rising and falling edges of the reference frequency become active edges at the PFD input.

The maximum allowable reference frequency when the doubler is enabled is 100 MHz .

## RDIV2

Setting the RDIV2 bit (Bit DB25) to 1 inserts a divide by 2 toggle flip-flop between the R counter and PFD, which halves the reference frequency to the PFD. This function provides a $50 \%$ duty cycle signal at the PFD input.

## 10-Bit R Counter

The 10 -bit R counter divides the input reference frequency ( $\mathrm{REF}_{\text {IN }}$ ) to produce the reference clock to the PFD. Division ratios range from 1 to 1023.

## Double Buffer

The D1 bit (Bit DB14) enables or disables double buffering of the RF divider select bits (Bits[DB23:DB21]) in Register 6. The Program Modes section explains double buffering further.

## Charge Pump Current Setting

The CP4 to CP1 bits (Bits[DB13:DB10]) set the charge pump current. Set this value to the charge pump current that the loop filter is designed with (see Figure 30). For the lowest spurs, the 0.9 mA setting is recommended.

## Reference Mode

The ADF4355-3 permits the use of either differential or singleended reference sources. For differential sources, set the reference mode bit (Bit DB9) to 1 , and for single-ended sources, set it to 0 . Single-ended mode results in lower integer boundary spurs. If only a differential signal is available, REF $_{\text {IN }} B$ can be left floating to get the integer boundary spur improvements (provided that the frequency and power meets the single-ended requirements shown in Table 1).

## Level Select

To assist with logic compatibility, MUXOUT is programmable to two logic levels. Set the U5 bit (Bit DB8) to 0 to select 1.8 V logic, and set it to 1 to select 3.3 V logic.

## Phase Detector Polarity

The U4 bit (Bit DB7) sets the phase detector polarity. Set DB7 to 1 . Active filters are not supported.

## Power-Down

The U3 bit (Bit DB6) sets the programmable power-down mode. Setting DB6 to 1 performs a power-down. Setting DB6 to 0 returns the synthesizer to normal operation. In software power-down mode, the ADF4355-3 retains all information in its registers. The register contents are lost only if the supply voltages are removed.

When power-down activates, the following events occur:

- The synthesizer counters are forced to their load state conditions.
- The VCO powers down.
- The charge pump is forced into three-state mode.
- The digital lock detect circuitry resets.
- The RFout $\mathrm{A}+/$ RFout $\mathrm{A}-$ and $\mathrm{RF}_{\text {out }} \mathrm{B}+/ \mathrm{RFout}^{\text {B }}$ - output stages are disabled.
- The input registers remain active and capable of loading and latching data.


## Charge Pump Three-State

Setting the U2 bit (Bit DB5) to 1 puts the charge pump into three-state mode. Set DB5 to 0 for normal operation.

## Counter Reset

The U1 bit (Bit DB4) resets the R counter, N counter, and VCO band selection of the ADF4355-3. When DB4 is set to 1 , the RF synthesizer N counter and R counter and the VCO band selection are reset. For normal operation, set DB4 to 0 .

## REGISTER 5

The bits in Register 5 are reserved and must be programmed as described in Figure 31, using a hexadecimal word of 0x00800005.


Figure 31. Register 5 (0x00800005)

${ }^{1}$ BITS[DB23:DB21] ARE BUFFERED BY A WRITE TO REGISTER 0 WHEN THE DOUBLE BUFFER BIT IS ENABLED, BIT DB14 OF REGISTER 4.
Figure 32. Register 6

## REGISTER 6

## Control Bits

With Bits[C4:C1] set to 0110, Register 6 is programmed. Figure 32 shows the input data format for programming this register.

## Reserved

Bit DB31 is reserved and must be set to 0 .

## Gated Bleed

Bleed currents can improve phase noise and spurs. However, due to a potential impact on lock time, the gated bleed bit, BL10 (Bit DB30), if set to 1 , ensures bleed currents are not switched on until the digital lock detect asserts logic high. Note that this function requires digital lock detection to be enabled.

## Negative Bleed

Use of constant negative bleed is recommended for most applications because it improves the linearity of the charge pump, leading to lower noise and spurious performance than leaving constant negative bleed off. To enable negative bleed, write 1 to BL9 (Bit DB29), and to disable negative bleed, write 0 to BL9 (Bit DB29). Use negative bleed only when operating in fractional-N mode, that is, FRAC1 or FRAC2 not equal to 0 .

## Reserved

Bits[DB28:DB25] are reserved and must be set to 1010 .

## Feedback Select

D13 (Bit DB24) selects the feedback from the output of the VCO to the N counter. When D13 is set to 1 , the signal is taken directly from the VCO. When this bit is set to 0 , the signal is taken from the output of the output dividers. The dividers enable coverage of the wide frequency band ( 51.5625 MHz to 6.6 GHz ). When the divider is enabled and the feedback signal is taken from the output, the RF output signals of two separately configured PLLs are in phase. Divided feedback is useful in some applications where the positive interference of signals is required to increase the power.

## Divider Select

D12 to D10 (Bits[DB23:DB21]) select the value of the RF output divider (see Figure 32). These bits are buffered by a write to Register 0 when Bit DB14 of Register 4 is high.


[^0]:    ${ }^{1} \mathrm{GND}=\mathrm{A}_{\mathrm{GND}}=\mathrm{SD}_{\mathrm{GND}}=\mathrm{A}_{\mathrm{GNDRF}}=\mathrm{A}_{\mathrm{GNDVCO}}=\mathrm{CP}_{\mathrm{GND}}=0 \mathrm{~V}$.

