# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Low Capacitance, Low Charge Injection, ±15 V/12 V *i*CMOS, Dual SPDT Switch

# **Data Sheet**

### FEATURES

1.3 pF off capacitance
3.5 pF on capacitance
1 pC charge injection
33 V supply range
120 Ω on resistance
Fully specified at +12 V, ±15 V
No V<sub>L</sub> supply required
3 V logic-compatible inputs
Rail-to-rail operation
16-lead TSSOP and 12-lead LFCSP packages
Typical power consumption: <0.03 μW</li>

### **APPLICATIONS**

Automatic test equipment Data acquisition systems Battery-powered systems Sample-and-hold systems Audio/video signal routing Communication systems


### **GENERAL DESCRIPTION**

The ADG1236 is a monolithic CMOS device containing two independently selectable SPDT switches. It is designed on an *i*CMOS\* process. *i*CMOS (industrial CMOS) is a modular manufacturing process combining high voltage complementary metal-oxide semiconductor (CMOS) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage devices has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and charge injection of the device make it an ideal solution for data acquisition and sample-andhold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth makes the device suitable for video signal switching. *i*CMOS construction ensures ultralow power dissipation, making the device ideally suited for portable and battery-powered instruments.

# ADG1236

### FUNCTIONAL BLOCK DIAGRAM



Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-before-make switching action for use in multiplexer applications.

### **PRODUCT HIGHLIGHTS**

- 1. 1.3 pF off capacitance (±15 V supply).
- 2. 1 pC charge injection.
- 3. 3 V logic-compatible digital inputs:  $V_{IH} = 2.0$  V,  $V_{IL} = 0.8$  V.
- 4. No V<sub>L</sub> logic power supply required.
- 5. Ultralow power dissipation:  $<0.03 \mu$ W.
- 6. 16-lead TSSOP and 12-lead 3 mm × 3 mm LFCSP packages.

#### Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# ADG1236\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

# COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

 Evaluation Board for 16 lead TSSOP Devices in the Switch/ Mux Portfolio

# DOCUMENTATION

### **Application Notes**

 AN-874: Operating the ADG12xx Series of Parts with 5 V Supplies and the Impact on Performance

### **Data Sheet**

 ADG1236: Low Capacitance, Low Charge Injection, ±15 V/ 12 V *i*CMOS, Dual SPDT Switch Data Sheet

#### **User Guides**

• UG-945: Evaluation Board for 16-Lead TSSOP Devices in the Switches and Multiplexers Portfolio

# TOOLS AND SIMULATIONS $\square$

ADG1236 SPICE Macro Model

# REFERENCE MATERIALS

#### **Product Selection Guide**

• Switches and Multiplexers Product Selection Guide

### **Technical Articles**

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection

# DESIGN RESOURCES

- ADG1236 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADG1236 EngineerZone Discussions.

# SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

# DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

# **TABLE OF CONTENTS**

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Dual Supply	3
Single Supply	5

Absolute Maximum Ratings	6
ESD Caution	6
Truth Table for Switches	6
Pin Configurations and Function Descriptions	7
Terminology	8
Typical Performance Characteristics	9
Test Circuits	12
Outline Dimensions	14
Ordering Guide	14

### **REVISION HISTORY**

### 

#### 9/05—Revision 0: Initial Version

# **SPECIFICATIONS**

## **DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

### Table 1.

Y Version <sup>1</sup>					
Parameters	25°C	–40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments <sup>1</sup>
ANALOG SWITCH					
Analog Signal Range			VDD to Vss	V	
On Resistance (R <sub>ON</sub> )	120			Ωtyp	$V_s = \pm 10 V$ , $I_s = -1 mA$ ; Figure 20
	190	230	260	Ωmax	$V_{DD} = +13.5 V$ , $V_{SS} = -13.5 V$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	3.5			Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -1 mA$
	6	10	12	Ωmax	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	20			Ω typ	$V_s = -5 V$ , 0 V, +5 V; $I_s = -1 mA$
	57	72	79	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +16.5 V$ , $V_{SS} = -16.5 V$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_s = \pm 10 V$ , $V_s = \mp 10 V$ ; Figure 21
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_s = \pm 10 V$ , $V_s = \mp 10 V$ ; Figure 21
5,7 % 7	±0.1	±0.6	±1	nA max	v <sub>3</sub> = ±10 v, v <sub>3</sub> = +10 v, Hgale 21
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.02	±0.0	<u></u>	nA typ	$V_s = V_D = \pm 10 V$ ; Figure 22
	±0.02	±0.6	±1	nA max	$v_3 = v_0 = \pm 10$ v, right 22
DIGITAL INPUTS	±0.2	±0.0	<u></u>	TI/ THUX	
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, VINH			0.8	V max	
Input Current, Inc or Innt	0.005		0.0	μA typ	VIN = VINI OF VINH
	0.005		±0.1	μA typ μA max	
Digital Input Capacitance, C <sub>IN</sub>	2		±0.1	pF typ	
	2			pi typ	
Transition Time, trans Aoff Bon	125			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, trans Auff Don	150		200	ns max	$V_s = 10 V$ ; Figure 23
Transition Time, tTRANS BOFF AON	70		200	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, trans Dorr Aon	90		115	ns max	$V_s = 10 V$ ; Figure 23
Break-Before-Make Time Delay, t⊳	25		115	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
break before make time belay, to	25		10	ns min	$V_{s1} = V_{s2} = 10 V$ ; Figure 24
Charge Injection	-1		10	pC typ	$V_{s} = 0 V, R_{s} = 0 \Omega, C_{L} = 1 nF;$ Figure 25
Off Isolation	80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 26
Channel-to-Channel Crosstalk	85			dB typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz; Figure 27
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 10 k\Omega$ , 5 V rms, f = 20 Hz to 20 kHz
–3 dB Bandwidth	1000			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 28
Cs (Off)	1.3			pF typ	$f = 1 MHz; V_s = 0 V$
	1.6			pF max	$f = 1 MHz; V_s = 0 V$
C <sub>D</sub> , C <sub>s</sub> (On)	3.5			pF typ	$f = 1 MHz; V_s = 0 V$
	4.3			pF max	$f = 1 MHz; V_s = 0 V$

<b>Y Version</b> <sup>1</sup>					
Parameters	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments <sup>1</sup>
POWER REQUIREMENTS					$V_{DD} = +16.5 V, V_{SS} = -16.5 V$
IDD	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1.0	μA max	
IDD	170			μA typ	Digital inputs = 5 V
			230	μA max	
lss	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1.0	μA max	
lss	0.001			μA typ	Digital inputs = 5 V
			1.0	μA max	

 $^1$  Temperature range for Y version is  $-40^\circ C$  to  $+125^\circ C.$   $^2$  Guaranteed by design; not subject to production test.

### SINGLE SUPPLY

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

### Table 2.

Y Version <sup>1</sup>					
Parameters	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{\text{DD}}$	V	
On Resistance (R <sub>ON</sub> )	300			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$ ; Figure 20
	475	567	625	Ωmax	$V_{DD} = 10.8 V, V_{SS} = 0 V$
On Resistance Match Between Channels (ΔR <sub>ON</sub> )	4.5			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$
	16	26	27	Ωmax	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	60			Ωtyp	$V_s = 3 V, 6 V, 9 V, I_s = -1 mA$
LEAKAGE CURRENTS					$V_{DD} = 13.2 V$
Source Off Leakage, ls (Off)	±0.02			nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V};$ Figure 21
	±0.1	±0.6	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V};$ Figure 21
	±0.1	±0.6	±1	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.02			nA typ	$V_s = V_D = 1 V$ or 10 V, Figure 22
	±0.2	±0.6	±1	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, IINL or IINH	0.001			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
-			±0.1	µA max	
Digital Input Capacitance, C <sub>№</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time, tTRANS BOFF AON	105			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	140		175	ns max	$V_s = 8 V$ ; Figure 23
Transition Time, trans Aoff Bon	155			ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	190		255	ns max	$V_s = 8 V$ ; Figure 23
Break-Before-Make Time Delay, t <sub>D</sub>	50			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			10	ns min	$V_{S1} = V_{S2} = 8 V$ ; Figure 24
Charge Injection	-0.8			pC typ	$V_s = 6 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ ; Figure 25
Off Isolation	75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 26;
Channel-to-Channel Crosstalk	85			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 1 MHz$ ; Figure 27
–3 dB Bandwidth	800			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 28
Cs (Off)	1.6			pF typ	$f = 1 MHz; V_s = 6 V$
	1.9			pF max	$f = 1 MHz; V_s = 6 V$
C <sub>D</sub> , C <sub>s</sub> (On)	4			pF typ	$f = 1 MHz; V_s = 6 V$
	4.9			pF max	$f = 1 MHz; V_s = 6 V$
POWER REQUIREMENTS					V <sub>DD</sub> = 13.2 V
ldd	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1.0	µA max	
I <sub>DD</sub>	170			μA typ	Digital inputs = 5 V
			230	μA max	

 $^1$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design; not subject to production test.

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 3.

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	–0.3 V to +25 V
V <sub>ss</sub> to GND	+0.3 V to -25 V
Analog Inputs <sup>1</sup>	V <sub>ss</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	GND – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current per Channel, S or D	25 mA
Operating Temperature Range	
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θյ₄ Thermal Impedance	112°C/W
12-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance	80°C/W
Reflow Soldering Peak Temperature, Pb Free	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


#### **TRUTH TABLE FOR SWITCHES**

Table 4.

IN	Switch A	Switch B
0	Off	On
1	On	Off

<sup>1</sup> Over voltages at IN, S, or D are clamped by internal diodes. Current must be limited to the maximum ratings given.

# **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



#### **Table 5. Pin Function Descriptions**

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	11	IN1	Logic Control Input.
2	12	S1A	Source Terminal. Can be an input or output.
3	1	D1	Drain Terminal. Can be an input or output.
4	2	S1B	Source Terminal. Can be an input or output.
5	3	Vss	Most Negative Power Supply Potential.
6	4	GND	Ground (0 V) Reference.
7, 8, 14 to 16	10	NC	No Connect.
9	5	IN2	Logic Control Input.
10	6	S2A	Source Terminal. Can be an input or output.
11	7	D2	Drain Terminal. Can be an input or output.
12	8	S2B	Source Terminal. Can be an input or output.
13	9	V <sub>DD</sub>	Most Positive Power Supply Potential.

The positive supply current.

#### Iss

The negative supply current.

 $\mathbf{V}_{\mathrm{D}}\left(\mathbf{V}_{S}\right)$  The analog voltage on Terminals D and S.

### Ron

The ohmic resistance between D and S.

### **R**<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

### Is (Off)

The source leakage current with the switch off.

 $\mathbf{I}_{\mathrm{D}}$  (Off) The drain leakage current with the switch off.

I<sub>D</sub>, I<sub>s</sub> (On) The channel leakage current with the switch on.

VINL

The maximum input voltage for Logic 0.

 $V_{\mbox{\scriptsize INH}}$  The minimum input voltage for Logic 1.

 $I_{\text{INL}}\left(I_{\text{INH}}\right)$  The input current of the digital input.

### Cs (Off)

The off switch source capacitance, measured with reference to ground.

### C<sub>D</sub> (Off)

The off switch drain capacitance, measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

The on switch capacitance, measured with reference to ground.

C<sub>IN</sub>

The digital input capacitance.

### **t**<sub>TRANS</sub>

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation** A measure of unwanted signal coupling through an off switch.

### Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth** The frequency at which the output is attenuated by 3 dB.

**On Response** The frequency response of the on switch.

**Insertion Loss** The loss due to the on resistance of the switch.

**THD + N** The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

# **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 6. On Resistance as a Function of  $V_D$  (V<sub>s</sub>) for Single Supply




Figure 7. On Resistance as a Function of  $V_D$  (V<sub>s</sub>) for Different Temperatures, Dual Supply




Figure 8. On Resistance as a Function of V<sub>D</sub> (V<sub>s</sub>) for Different Temperatures, Single Supply




Figure 9. Leakage Currents as a Function of Temperature, Dual Supply




Figure 10. Leakage Currents as a Function of Temperature, Single Supply









Figure 12. Charge Injection vs. Source Voltage














04776-007

04776-006

12

15





Figure 17. THD + N vs. Frequency

# **TEST CIRCUITS**



# **Data Sheet**

# ADG1236





Figure 27. Test Circuit 8—Channel-to-Channel Crosstalk

# **OUTLINE DIMENSIONS**



(CP-12-4)

#### Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG1236YRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YRUZ-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1236YCPZ-500RL7	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP]	CP-12-4
ADG1236YCPZ-REEL7	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP]	CP-12-4

 $^{1}$  Z = RoHS Compliant Part.

# NOTES

# **Data Sheet**

# NOTES



www.analog.com

©2005–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04776-0-3/16(A)

Rev. A | Page 16 of 16