



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# ANALOG DEVICES User Defined Fault Protection and Detection, 0.8 pC $Q_{INJ}$ , 8:1/Dual 4:1 Multiplexers

Data Sheet

**ADG5248F/ADG5249F**

## FEATURES

- User defined secondary supplies set overvoltage level
- Overvoltage protection up to  $-55\text{ V}$  and  $+55\text{ V}$
- Power-off protection up to  $-55\text{ V}$  and  $+55\text{ V}$
- Overvoltage detection on source pins
- Minimum secondary supply level:  $4.5\text{ V}$  single-supply
- Interrupt flags indicate fault status
- Low charge injection ( $Q_{INJ}$ ):  $0.8\text{ pC}$
- Low drain/source on capacitance
- ADG5248F:**  $19\text{ pF}$
- ADG5249F:**  $14\text{ pF}$
- Latch-up immune under any circumstance
- Known state without digital inputs present
- $V_{SS}$  to  $V_{DD}$  analog signal range
- $\pm 5\text{ V}$  to  $\pm 22\text{ V}$  dual-supply operation
- $8\text{ V}$  to  $44\text{ V}$  single-supply operation
- Fully specified at  $\pm 15\text{ V}$ ,  $\pm 20\text{ V}$ ,  $+12\text{ V}$ , and  $+36\text{ V}$

## APPLICATIONS

- Analog input/output modules
- Process control/distributed control systems
- Data acquisition
- Instrumentation
- Avionics
- Automatic test equipment
- Communication systems
- Relay replacement

## GENERAL DESCRIPTION

The **ADG5248F** and **ADG5249F** are 8:1 and dual 4:1 analog multiplexers. The **ADG5248F** switches one of eight inputs to a common output, and the **ADG5249F** switches one of four differential inputs to a common differential output. Each channel conducts equally well in both directions when on, and each channel has an input signal range that extends to the supplies. The primary supply voltages define the on-resistance profile, whereas the secondary supply voltages define the voltage level at which the overvoltage protection engages.

When no power supplies are present, the channel remains in the off condition, and the switch inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any  $S_x$  pin exceed positive fault voltage (POSFV) or negative fault voltage (NEGFV) by a threshold voltage ( $V_T$ ), the channel turns off and that  $S_x$  pin becomes high impedance. If the switch on, the drain pin is pulled to the secondary supply voltage that was exceeded. Input signal levels up to  $+55\text{ V}$  or  $-55\text{ V}$  relative to ground are blocked, in both the powered and unpowered conditions.

Rev. A

**Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAMS




Figure 1. **ADG5248F** Functional Block Diagram




Figure 2. **ADG5249F** Functional Block Diagram

The low capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch switching and fast settling times are required.

Note that, throughout this data sheet, multifunction pins, such as A0/F0, are referred to either by the entire pin name or by a single function of the pin, for example, A0, when only that function is relevant.

## PRODUCT HIGHLIGHTS

1. Source pins are protected against voltages greater than the secondary supply rails, up to  $-55\text{ V}$  and  $+55\text{ V}$ .
2. Source pins are protected against voltages between  $-55\text{ V}$  and  $+55\text{ V}$  in an unpowered state.
3. Overvoltage detection with digital output indicates operating state of switches.
4. Trench isolation guards against latch-up.
5. Optimized for low charge injection and on capacitance.
6. The **ADG5248F/ADG5249F** can be operated from a dual supply of  $\pm 5\text{ V}$  to  $\pm 22\text{ V}$  or a single power supply of  $8\text{ V}$  to  $44\text{ V}$ .

## TABLE OF CONTENTS

Features .....	1	Test Circuits.....	23
Applications.....	1	Terminology.....	28
Functional Block Diagrams.....	1	Theory of Operation .....	30
General Description .....	1	Switch Architecture.....	30
Product Highlights .....	1	User Defined Fault Protection.....	31
Revision History .....	2	Applications Information .....	32
Specifications.....	3	Power Supply Rails .....	32
±15 V Dual Supply .....	3	Power Supply Sequencing Protection .....	32
±20 V Dual Supply .....	5	Signal Range.....	32
12 V Single Supply.....	7	Power Supply Recommendations.....	32
36 V Single Supply.....	9	High Voltage Surge Suppression .....	32
Continuous Current per Channel, Sx, D, or Dx.....	12	Intelligent Fault Detection .....	33
Absolute Maximum Ratings.....	13	Large Voltage, High Frequency Signals.....	33
ESD Caution.....	13	Outline Dimensions.....	34
Pin Configurations and Function Descriptions .....	14	Ordering Guide .....	34
Typical Performance Characteristics .....	18		

## REVISION HISTORY

### 7/2016—Rev. 0 to Rev. A

Added 20-Lead LFCSP .....	Universal
Changes to Table 5.....	12
Changes to Table 6.....	13
Added Figure 4; Renumbered Sequentially .....	14
Changes to Table 7.....	14
Added Figure 6.....	16
Changes to Table 10.....	16
Updated Outline Dimensions .....	34
Changes to Ordering Guide .....	34

### 4/2015—Revision 0: Initial Version

## SPECIFICATIONS

## ±15 V DUAL SUPPLY

$V_{DD} = 15\text{ V} \pm 10\%$ ,  $V_{SS} = -15\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ ,  $C_{DECOUPLING} = 0.1\text{ }\mu\text{F}$ , unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$ , see Figure 38
On Resistance, $R_{ON}$	250			$\Omega$ typ	$V_S = \pm 10\text{ V}$ , $I_S = -1\text{ mA}$
	270	335	395	$\Omega$ max	
	250			$\Omega$ typ	$V_S = \pm 9\text{ V}$ , $I_S = -1\text{ mA}$
	270	335	395	$\Omega$ max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	2.5			$\Omega$ typ	$V_S = \pm 10\text{ V}$ , $I_S = -1\text{ mA}$
	6	12	13	$\Omega$ max	
	2.5			$\Omega$ typ	$V_S = \pm 9\text{ V}$ , $I_S = -1\text{ mA}$
	6	12	13	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	6.5			$\Omega$ typ	$V_S = \pm 10\text{ V}$ , $I_S = -1\text{ mA}$
	8	9	9	$\Omega$ max	
	1.5			$\Omega$ typ	$V_S = \pm 9\text{ V}$ , $I_S = -1\text{ mA}$
	3.5	4	4	$\Omega$ max	
Threshold Voltage, $V_T$	0.7			V typ	See Figure 30
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.1$			nA typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$
	$\pm 1$	$\pm 2$	$\pm 5$	nA max	$V_S = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$ , see Figure 36
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$			nA typ	$V_S = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$ , see Figure 36
	$\pm 1$	$\pm 5$	$\pm 10$	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.3$			nA typ	$V_S = V_D = \pm 10\text{ V}$ , see Figure 37
	$\pm 1.5$	$\pm 20$	$\pm 25$	nA max	
<b>FAULT</b>					
Source Leakage Current, $I_S$ With Overvoltage	$\pm 66$		$\pm 78$	$\mu\text{A}$ typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , see Figure 35
Power Supplies Grounded or Floating	$\pm 25$		$\pm 40$	$\mu\text{A}$ typ	$V_{DD} = 0\text{ V}$ or floating, $V_{SS} = 0\text{ V}$ or floating, $GND = 0\text{ V}$ , $A_X = 0\text{ V}$ or floating, $V_S = \pm 55\text{ V}$ , see Figure 34
Drain Leakage Current, $I_D$ With Overvoltage	$\pm 10$			nA typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , see Figure 35
	$\pm 50$	$\pm 70$	$\pm 90$	nA max	
Power Supplies Grounded	$\pm 500$			nA typ	$V_{DD} = 0\text{ V}$ , $V_{SS} = 0\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , $A_X = 0\text{ V}$ , see Figure 34
	$\pm 700$	$\pm 700$	$\pm 700$	nA max	
Power Supplies Floating	$\pm 50$	$\pm 50$	$\pm 50$	$\mu\text{A}$ typ	$V_{DD} = \text{floating}$ , $V_{SS} = \text{floating}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , $A_X = 0\text{ V}$ , see Figure 34
<b>DIGITAL INPUTS</b>					
Input Voltage High, $V_{INH}$			2.0	V min	
Input Voltage Low, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	$\pm 0.7$			$\mu\text{A}$ typ	$V_{IN} = GND$ or $V_{DD}$
	$\pm 1.1$		$\pm 1.2$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	5.0			pF typ	

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
Output Voltage					
High, $V_{OH}$	2.0			V min	
Low, $V_{OL}$	0.8			V max	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	210			ns typ	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$
	290	305	310	ns max	$V_S = 10\text{ V}$ , see Figure 50
$t_{ON}$ (EN)	200			ns typ	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$
	280	295	315	ns max	$V_S = 10\text{ V}$ , see Figure 49
$t_{OFF}$ (EN)	105			ns typ	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$
	120	160	160	ns max	$V_S = 10\text{ V}$ , see Figure 49
Break-Before-Make Time Delay, $t_D$	155			ns typ	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$
			90	ns min	$V_S = 10\text{ V}$ , see Figure 48
Overvoltage Response Time, $t_{RESPONSE}$	90			ns typ	$R_L = 1\text{ k}\Omega$ , $C_L = 5\text{ pF}$ , see Figure 43
	115	130	130	ns max	
Overvoltage Recovery Time, $t_{RECOVERY}$	745			ns typ	$R_L = 1\text{ k}\Omega$ , $C_L = 5\text{ pF}$ , see Figure 44
	945	965	970	ns max	
Interrupt Flag Response Time, $t_{DIGRESP}$	90			ns typ	$C_L = 12\text{ pF}$ , see Figure 45
Interrupt Flag Recovery Time, $t_{DIGREC}$	65			$\mu\text{s}$ typ	$C_L = 12\text{ pF}$ , see Figure 46
	900			ns typ	$C_L = 12\text{ pF}$ , $R_{PULLUP} = 1\text{ k}\Omega$ , see Figure 47
Charge Injection, $Q_{INU}$	−0.8			pC typ	$V_S = 0\text{ V}$ , $R_S = 0\text{ }\Omega$ , $C_L = 1\text{ nF}$ , see Figure 51
Off Isolation	−75			dB typ	$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 41, worst case channel
Channel-to-Channel Crosstalk					$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 40
Adjacent Channels	−75			dB typ	
Nonadjacent Channels	−88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.005			% typ	$R_L = 10\text{ k}\Omega$ , $V_S = 15\text{ V p-p}$ , $f = 20\text{ Hz to }20\text{ kHz}$ , see Figure 39
−3 dB Bandwidth					$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , see Figure 42
ADG5248F	190			MHz typ	
ADG5249F	320			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 42
$C_S$ (Off)	4			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (Off)					$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
ADG5248F	13			pF typ	
ADG5249F	8			pF typ	
$C_D$ (On), $C_S$ (On)					$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
ADG5248F	19			pF typ	
ADG5249F	14			pF typ	
<b>POWER REQUIREMENTS</b>					
Normal Mode					$V_{DD} = \text{POSFV} = +16.5\text{ V}$ ; $V_{SS} = \text{NEGFV} = -16.5\text{ V}$ ; $\text{GND} = 0\text{ V}$ ; digital inputs = 0 V, 5 V, or $V_{DD}$
$I_{DD}$	1.15			mA typ	
$I_{\text{POSFV}}$	0.15			mA typ	
$I_{DD} + I_{\text{POSFV}}$	2		2	mA max	
$I_{\text{GND}}$	0.75			mA typ	
	1.25		1.25	mA max	
$I_{SS}$	0.45			mA typ	
$I_{\text{NEGFV}}$	0.2			mA typ	
$I_{SS} + I_{\text{NEGFV}}$	0.8		0.85	mA max	

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
Fault Mode					$V_S = \pm 55\text{ V}$
$I_{DD}$	1.4			mA typ	
$I_{POSFV}$	0.2			mA typ	
$I_{DD} + I_{POSFV}$	2.2		2.3	mA max	
$I_{GND}$	0.9			mA typ	
	1.6		1.7	mA max	
$I_{SS}$	0.45			mA typ	
$I_{NEGFV}$	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	1.0		1.1	mA max	
$V_{DD}/V_{SS}$			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

### ±20 V DUAL SUPPLY

$V_{DD} = 20\text{ V} \pm 10\%$ ,  $V_{SS} = -20\text{ V} \pm 10\%$ , GND = 0 V,  $C_{DECOUPLING} = 0.1\ \mu\text{F}$ , unless otherwise noted.

**Table 2.**

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +18\text{ V}$ , $V_{SS} = -18\text{ V}$ , see Figure 38
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance, $R_{ON}$	260			$\Omega$ typ	$V_S = \pm 15\text{ V}$ , $I_S = -1\text{ mA}$
	280	345	405	$\Omega$ max	
	250			$\Omega$ typ	$V_S = \pm 13.5\text{ V}$ , $I_S = -1\text{ mA}$
	270	335	395	$\Omega$ max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	2.5			$\Omega$ typ	$V_S = \pm 15\text{ V}$ , $I_S = -1\text{ mA}$
	6	12	13	$\Omega$ max	
	2.5			$\Omega$ typ	$V_S = \pm 13.5\text{ V}$ , $I_S = -1\text{ mA}$
	6	12	13	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	12.5			$\Omega$ typ	$V_S = \pm 15\text{ V}$ , $I_S = -1\text{ mA}$
	14	15	15	$\Omega$ max	
	1.5			$\Omega$ typ	$V_S = \pm 13.5\text{ V}$ , $I_S = -1\text{ mA}$
	3.5	4	4	$\Omega$ max	
Threshold Voltage, $V_T$	0.7			V typ	See Figure 30
LEAKAGE CURRENTS					$V_{DD} = +22\text{ V}$ , $V_{SS} = -22\text{ V}$
Source Off Leakage, $I_S$ (Off)	±0.1			nA typ	$V_S = \pm 15\text{ V}$ , $V_D = \mp 15\text{ V}$ , see Figure 36
	±1	±2	±5	nA max	
Drain Off Leakage, $I_D$ (Off)	±0.1			nA typ	$V_S = \pm 15\text{ V}$ , $V_D = \mp 15\text{ V}$ , see Figure 36
	±1	±5	±10	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.3			nA typ	$V_S = V_D = \pm 15\text{ V}$ , see Figure 37
	±1.5	±20	±25	nA max	
FAULT					
Source Leakage Current, $I_S$ With Overvoltage	±66			$\mu\text{A}$ typ	$V_{DD} = 22\text{ V}$ , $V_{SS} = -22\text{ V}$ , GND = 0 V, $V_S = \pm 55\text{ V}$ , see Figure 35
Power Supplies Grounded or Floating	±25			$\mu\text{A}$ typ	$V_{DD} = 0\text{ V}$ or floating, $V_{SS} = 0\text{ V}$ or floating, GND = 0 V, $A_x = 0\text{ V}$ or floating, $V_S = \pm 55\text{ V}$ , see Figure 34

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Drain Leakage Current, $I_D$ With Overvoltage	±10			nA typ	$V_{DD} = +22\text{ V}$ , $V_{SS} = -22\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , see Figure 35
Power Supplies Grounded	±2 ±500	±2	±2	µA max nA typ	$V_{DD} = 0\text{ V}$ , $V_{SS} = 0\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , $A_x = 0\text{ V}$ , see Figure 34
Power Supplies Floating	±700 ±50	±700 ±50	±700 ±50	nA max µA typ	$V_{DD} = \text{floating}$ , $V_{SS} = \text{floating}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , $A_x = 0\text{ V}$ , see Figure 34
<b>DIGITAL INPUTS</b>					
Input Voltage High, $V_{INH}$ Low, $V_{INL}$			2.0 0.8	V min V max	$V_{IN} = GND$ or $V_{DD}$
Input Current, $I_{INL}$ or $I_{INH}$	±0.7 ±1.1		±1.2	µA typ µA max	
Digital Input Capacitance, $C_{IN}$	5.0			pF typ	
Output Voltage High, $V_{OH}$ Low, $V_{OL}$	2.0 0.8			V min V max	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	230 335	340	340	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$ , see Figure 50
$t_{ON}$ (EN)	225 325	340	340	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$ , see Figure 49
$t_{OFF}$ (EN)	100 135	155	155	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$ , see Figure 49
Break-Before-Make Time Delay, $t_D$	175			ns typ ns min	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$ , see Figure 48
Overvoltage Response Time, $t_{RESPONSE}$	75 105	105	105	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 5\text{ pF}$ , see Figure 43
Overvoltage Recovery Time, $t_{RECOVERY}$	820 1100	1250	1400	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 5\text{ pF}$ , see Figure 44
Interrupt Flag Response Time, $t_{DIGRESP}$	75			ns typ	$C_L = 12\text{ pF}$ , see Figure 45
Interrupt Flag Recovery Time, $t_{DIGREC}$	65 1000			µs typ ns typ	$C_L = 12\text{ pF}$ , see Figure 46 $C_L = 12\text{ pF}$ , $R_{PULLUP} = 1\text{ k}\Omega$ , see Figure 47
Charge Injection, $Q_{INJ}$	-1.2			pC typ	$V_S = 0\text{ V}$ , $R_S = 0\text{ }\Omega$ , $C_L = 1\text{ nF}$ , see Figure 51
Off Isolation	-75			dB typ	$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 41, worst case channel
Channel-to-Channel Crosstalk Adjacent Channels Nonadjacent Channels	-75 -88			dB typ dB typ	$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 40
Total Harmonic Distortion Plus Noise, THD + N	0.005			% typ	$R_L = 10\text{ k}\Omega$ , $V_S = 20\text{ V p-p}$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$ , see Figure 39
-3 dB Bandwidth					$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , see Figure 42
ADG5248F	190			MHz typ	
ADG5249F	320			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 42
$C_S$ (Off)	4			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (Off)					$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
ADG5248F	13			pF typ	
ADG5249F	8			pF typ	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments	
$C_D$ (On), $C_S$ (On)					$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$	
ADG5248F	19			pF typ		
ADG5249F	14			pF typ		
<b>POWER REQUIREMENTS</b>						
Normal Mode						
$I_{DD}$	1.15			mA typ	$V_{DD} = \text{POSFV} = +22\text{ V}$ ; $V_{SS} = \text{NEGFV} = -22\text{ V}$ ; digital inputs = 0 V, 5 V, or $V_{DD}$	
$I_{\text{POSFV}}$	0.15			mA typ		
$I_{DD} + I_{\text{POSFV}}$	2		2	mA max		
$I_{GND}$	0.75			mA typ		
	1.25		1.25	mA max		
$I_{SS}$	0.45			mA typ		
$I_{\text{NEGFV}}$	0.2			mA typ		
$I_{SS} + I_{\text{NEGFV}}$	0.8		0.85	mA max		
Fault Mode						
$I_{DD}$	1.4			mA typ		
$I_{\text{POSFV}}$	0.2			mA typ		
$I_{DD} + I_{\text{POSFV}}$	2.2		2.3	mA max		
$I_{GND}$	0.9			mA typ		
	1.6		1.7	mA max		
$I_{SS}$	0.45			mA typ		
$I_{\text{NEGFV}}$	0.2			mA typ		
$I_{SS} + I_{\text{NEGFV}}$	1.0		1.1	mA max		
$V_{DD}/V_{SS}$			$\pm 5$	V min	$V_S = \pm 55\text{ V}$	
			$\pm 22$	V max	GND = 0 V	

<sup>1</sup> Guaranteed by design; not subject to production test.

## 12 V SINGLE SUPPLY

$V_{DD} = 12\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ , GND = 0 V,  $C_{\text{DECOUPLING}} = 0.1\ \mu\text{F}$ , unless otherwise noted.

**Table 3.**

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			0 V to $V_{DD}$	V	$V_{DD} = 10.8\text{ V}$ , $V_{SS} = 0\text{ V}$ , see Figure 38
On Resistance, $R_{ON}$	630			$\Omega$ typ	$V_S = 0\text{ V to } 10\text{ V}$ , $I_S = -1\text{ mA}$
	690	710	730	$\Omega$ max	
	270			$\Omega$ typ	$V_S = 3.5\text{ V to } 8.5\text{ V}$ , $I_S = -1\text{ mA}$
	290	355	410	$\Omega$ max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	6			$\Omega$ typ	$V_S = 0\text{ V to } 10\text{ V}$ , $I_S = -1\text{ mA}$
	17	19	19	$\Omega$ max	
	3			$\Omega$ typ	$V_S = 3.5\text{ V to } 8.5\text{ V}$ , $I_S = -1\text{ mA}$
	6.5	11	12	$\Omega$ max	
On-Resistance Flatness, $R_{\text{FLAT(ON)}}$	380			$\Omega$ typ	$V_S = 0\text{ V to } 10\text{ V}$ , $I_S = -1\text{ mA}$
	440	460	460	$\Omega$ max	
	25			$\Omega$ typ	$V_S = 3.5\text{ V to } 8.5\text{ V}$ , $I_S = -1\text{ mA}$
	27	28	28	$\Omega$ max	
Threshold Voltage, $V_T$	0.7			V typ	See Figure 30
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.1$			nA typ	$V_{DD} = 13.2\text{ V}$ , $V_{SS} = 0\text{ V}$
	$\pm 1$	$\pm 2$	$\pm 5$	nA max	$V_S = 1\text{ V}/10\text{ V}$ , $V_D = 10\text{ V}/1\text{ V}$ , see Figure 36



Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Drain Off Leakage, $I_D$ (Off)	±0.1 ±1	±5	±10	nA typ nA max	$V_S = 1\text{ V}/10\text{ V}$ , $V_D = 10\text{ V}/1\text{ V}$ , see Figure 36
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.3 ±1.5	±20	±25	nA typ nA max	$V_S = V_D = 1\text{ V}/10\text{ V}$ , see Figure 37
<b>FAULT</b>					
Source Leakage Current, $I_S$ With Overvoltage	±63			µA typ	$V_{DD} = 13.2\text{ V}$ , $V_{SS} = 0\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , see Figure 35
Power Supplies Grounded or Floating	±25			µA typ	$V_{DD} = 0\text{ V}$ or floating, $V_{SS} = 0\text{ V}$ or floating, $GND = 0\text{ V}$ , $A_X = 0\text{ V}$ or floating, $V_S = \pm 55\text{ V}$ , see Figure 34
Drain Leakage Current, $I_D$ With Overvoltage	±10			nA typ	$V_{DD} = 13.2\text{ V}$ , $V_{SS} = 0\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , see Figure 35
Power Supplies Grounded	±50 ±500	±70	±90	nA max nA typ	$V_{DD} = 0\text{ V}$ , $V_{SS} = 0\text{ V}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , $A_X = 0\text{ V}$ , see Figure 34
Power Supplies Floating	±700 ±50	±700 ±50	±700 ±50	nA max µA typ	$V_{DD} = \text{floating}$ , $V_{SS} = \text{floating}$ , $GND = 0\text{ V}$ , $V_S = \pm 55\text{ V}$ , $A_X = 0\text{ V}$ , see Figure 34
<b>DIGITAL INPUTS</b>					
Input Voltage High, $V_{INH}$ Low, $V_{INL}$			2.0 0.8	V min V max	
Input Current, $I_{INL}$ or $I_{INH}$	±0.7 ±1.1		±1.2	µA typ µA max	$V_{IN} = GND$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	5.0			pF typ	
Output Voltage High, $V_{OH}$ Low, $V_{OL}$	2.0 0.8			V min V max	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	165 205	215	230	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 8\text{ V}$ , see Figure 50
$t_{ON}$ (EN)	160 200	215	230	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 8\text{ V}$ , see Figure 49
$t_{OFF}$ (EN)	125 150	155	155	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 8\text{ V}$ , see Figure 49
Break-Before-Make Time Delay, $t_D$	100		60	ns typ ns min	$R_L = 1\text{ k}\Omega$ , $C_L = 35\text{ pF}$ $V_S = 8\text{ V}$ , see Figure 48
Overvoltage Response Time, $t_{RESPONSE}$	110 145	145	145	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 5\text{ pF}$ , see Figure 43
Overvoltage Recovery Time, $t_{RECOVERY}$	500 655	720	765	ns typ ns max	$R_L = 1\text{ k}\Omega$ , $C_L = 5\text{ pF}$ , see Figure 44
Interrupt Flag Response Time, $t_{DIGRESP}$	95			ns typ	$C_L = 12\text{ pF}$ , see Figure 45
Interrupt Flag Recovery Time, $t_{DIGREC}$	65 900			µs typ ns typ	$C_L = 12\text{ pF}$ , see Figure 46 $C_L = 12\text{ pF}$ , $R_{PULLUP} = 1\text{ k}\Omega$ , see Figure 47
Charge Injection, $Q_{INJ}$ Off Isolation	0.2 -75			pC typ dB typ	$V_S = 6\text{ V}$ , $R_S = 0\text{ }\Omega$ , $C_L = 1\text{ nF}$ , see Figure 51 $R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 41, worst case channel
Channel-to-Channel Crosstalk Adjacent Channels Nonadjacent Channels	-75 -88			dB typ dB typ	$R_L = 50\text{ }\Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ , see Figure 40
Total Harmonic Distortion Plus Noise, THD + N	0.044			% typ	$R_L = 10\text{ k}\Omega$ , $V_S = 6\text{ V p-p}$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$ , see Figure 39

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
−3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , see Figure 42
ADG5248F	175			MHz typ	
ADG5249F	290			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ , see Figure 42
$C_S$ (Off)	4			pF typ	$V_S = 6 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (Off)					$V_S = 6 \text{ V}$ , $f = 1 \text{ MHz}$
ADG5248F	14			pF typ	
ADG5249F	8			pF typ	
$C_D$ (On), $C_S$ (On)					$V_S = 6 \text{ V}$ , $f = 1 \text{ MHz}$
ADG5248F	20			pF typ	
ADG5249F	14			pF typ	
<b>POWER REQUIREMENTS</b>					$V_{DD} = 13.2 \text{ V}$ ; $V_{SS} = 0 \text{ V}$ ; digital inputs = 0 V, 5 V, or $V_{DD}$
<b>Normal Mode</b>					
$I_{DD}$	1.15			mA typ	
$I_{POSFV}$	0.15			mA typ	
$I_{DD} + I_{POSFV}$	2		2	mA max	
$I_{GND}$	0.75			mA typ	
	1.4		1.4	mA max	
$I_{SS}$	0.3			mA typ	
$I_{NEGFV}$	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	0.65		0.7	mA max	
<b>Fault Mode</b>					$V_S = \pm 55 \text{ V}$
$I_{DD}$	1.4			mA typ	
$I_{POSFV}$	0.2			mA typ	
$I_{DD} + I_{POSFV}$	2.2		2.3	mA max	
$I_{GND}$	0.9			mA typ	
	1.6		1.7	mA max	
$I_{SS}$	0.45			mA typ	Digital inputs = 5 V
$I_{NEGFV}$	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	1.0		1.1	mA max	$V_S = \pm 55 \text{ V}$ , $V_D = 0 \text{ V}$
$V_{DD}$			8	V min	$GND = 0 \text{ V}$
			44	V max	$GND = 0 \text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

### 36 V SINGLE SUPPLY

$V_{DD} = 36 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $GND = 0 \text{ V}$ ,  $C_{DECOUPLING} = 0.1 \mu\text{F}$ , unless otherwise noted.

**Table 4.**

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					$V_{DD} = 32.4 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , see Figure 38
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance, $R_{ON}$	310			$\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -1 \text{ mA}$
	335	415	480	$\Omega$ max	
	250			$\Omega$ typ	$V_S = 4.5 \text{ V}$ to 28 V, $I_S = -1 \text{ mA}$
	270	335	395	$\Omega$ max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	3			$\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -1 \text{ mA}$
	7	16	18	$\Omega$ max	
	3			$\Omega$ typ	$V_S = 4.5 \text{ V}$ to 28 V, $I_S = -1 \text{ mA}$
	6.5	11	12	$\Omega$ max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
On-Resistance Flatness, $R_{FLAT(ON)}$	62 70 1.5 3.5	85	100	$\Omega$ typ $\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0\text{ V to }30\text{ V}, I_S = -1\text{ mA}$ $V_S = 4.5\text{ V to }28\text{ V}, I_S = -1\text{ mA}$
Threshold Voltage, $V_T$	0.7	4	4	$\Omega$ max V typ	See Figure 30
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.1$ $\pm 1$	$\pm 2$	$\pm 5$	nA typ nA max	$V_{DD} = 39.6\text{ V}, V_{SS} = 0\text{ V}$ $V_S = 1\text{ V}/30\text{ V}, V_D = 30\text{ V}/1\text{ V}$ , see Figure 36
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$ $\pm 1$	$\pm 5$	$\pm 10$	nA typ nA max	$V_S = 1\text{ V}/30\text{ V}, V_D = 30\text{ V}/1\text{ V}$ , see Figure 36
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.3$ $\pm 1.5$	$\pm 20$	$\pm 25$	nA typ nA max	$V_S = V_D = 1\text{ V}/30\text{ V}$ , see Figure 37
<b>FAULT</b>					
Source Leakage Current, $I_S$ With Overvoltage	$\pm 58$			$\mu\text{A}$ typ	$V_{DD} = 39.6\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = +55\text{ V}, -40\text{ V}$ , see Figure 35
Power Supplies Grounded or Floating	$\pm 25$			$\mu\text{A}$ typ	$V_{DD} = 0\text{ V}$ or floating, $V_{SS} = 0\text{ V}$ or floating, $\text{GND} = 0\text{ V}$ , $A_x = 0\text{ V}$ or floating, $V_S = \pm 55\text{ V}$ , see Figure 34
Drain Leakage Current, $I_D$ With Overvoltage	$\pm 10$			nA typ	$V_{DD} = 39.6\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = +55\text{ V}, -40\text{ V}$ , see Figure 35
Power Supplies Grounded	$\pm 50$ $\pm 500$	$\pm 70$	$\pm 90$	nA max nA typ	$V_{DD} = 0\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}, A_x = 0\text{ V}$ , see Figure 34
Power Supplies Floating	$\pm 700$ $\pm 50$	$\pm 700$ $\pm 50$	$\pm 700$ $\pm 50$	nA max $\mu\text{A}$ typ	$V_{DD} = \text{floating}, V_{SS} = \text{floating}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}, A_x = 0\text{ V}$ , see Figure 34
<b>DIGITAL INPUTS</b>					
Input Voltage High, $V_{INH}$ Low, $V_{INL}$			2.0 0.8	V min V max	
Input Current, $I_{INL}$ or $I_{INH}$	$\pm 0.7$ $\pm 1.1$		$\pm 1.2$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	5.0			pF typ	
Output Voltage High, $V_{OH}$ Low, $V_{OL}$	2.0 0.8			V min V max	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	195 255	275	285	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 18\text{ V}$ , see Figure 50
$t_{ON}$ (EN)	190 245	270	280	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 18\text{ V}$ , see Figure 49
$t_{OFF}$ (EN)	105 135	145	145	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 18\text{ V}$ , see Figure 49
Break-Before-Make Time Delay, $t_D$	110		60	ns typ ns min	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 18\text{ V}$ , see Figure 48
Overvoltage Response Time, $t_{RESPONSE}$	60 80	85	85	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 5\text{ pF}$ , see Figure 43
Overvoltage Recovery Time, $t_{RECOVERY}$	1400 1900	2100	2200	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 5\text{ pF}$ , see Figure 44

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Interrupt Flag Response Time, $t_{DIGRESP}$	85			ns typ	$C_L = 12$ pF, see Figure 45
Interrupt Flag Recovery Time, $t_{DIGREC}$	65			$\mu$ s typ	$C_L = 12$ pF, see Figure 46
	1600			ns typ	$C_L = 12$ pF, $R_{PULLUP} = 1$ k $\Omega$ , see Figure 47
Charge Injection, $Q_{INJ}$	-1.2			pC typ	$V_S = 18$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF, see Figure 51
Off Isolation	-75			dB typ	$R_L = 50$ $\Omega$ , $C_L = 5$ pF, $f = 1$ MHz, see Figure 41, worst case channel
Channel-to-Channel Crosstalk					$R_L = 50$ $\Omega$ , $C_L = 5$ pF, $f = 1$ MHz, see Figure 40
Adjacent Channels	-75			dB typ	
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L = 10$ k $\Omega$ , $V_S = 18$ V p-p, $f = 20$ Hz to 20 kHz, see Figure 39
-3 dB Bandwidth					$R_L = 50$ $\Omega$ , $C_L = 5$ pF, see Figure 42
ADG5248F	200			MHz typ	
ADG5249F	320			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50$ $\Omega$ , $C_L = 5$ pF, $f = 1$ MHz, see Figure 42
$C_S$ (Off)	4			pF typ	$V_S = 18$ V, $f = 1$ MHz
$C_D$ (Off)					$V_S = 18$ V, $f = 1$ MHz
ADG5248F	13			pF typ	
ADG5249F	7			pF typ	
$C_D$ (On), $C_S$ (On)					$V_S = 18$ V, $f = 1$ MHz
ADG5248F	18			pF typ	
ADG5249F	12			pF typ	
<b>POWER REQUIREMENTS</b>					$V_{DD} = 39.6$ V; $V_{SS} = 0$ V; digital inputs = 0 V, 5 V, or $V_{DD}$
<b>Normal Mode</b>					
$I_{DD}$	1.15			mA typ	
$I_{POSFV}$	0.15			mA typ	
$I_{DD} + I_{POSFV}$	2		2	mA max	
$I_{GND}$	0.75			mA typ	
$I_{SS}$	1.4		1.4	mA max	
$I_{SS}$	0.3			mA typ	
$I_{NEGFV}$	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	0.65		0.7	mA max	
<b>Fault Mode</b>					$V_S = +55$ V, -40 V
$I_{DD}$	1.4			mA typ	
$I_{POSFV}$	0.2			mA typ	
$I_{DD} + I_{POSFV}$	2.2		2.3	mA max	
$I_{GND}$	0.9			mA typ	
$I_{SS}$	1.6		1.7	mA max	
$I_{SS}$	0.45			mA typ	
$I_{NEGFV}$	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	1.0		1.1	mA max	
$V_{DD}$			8	V min	GND = 0 V
			44	V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

**CONTINUOUS CURRENT PER CHANNEL, S<sub>x</sub>,<sup>1</sup> D, OR D<sub>x</sub>**

Table 5.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
<b>ADG5248F</b>					
20-Lead TSSOP, $\theta_{JA} = 112.6^{\circ}\text{C/W}$	27	16	8	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$
	16	11	7	mA max	$V_S = V_{SS}$ to $V_{DD}$
20-Lead LFCSP, $\theta_{JA} = 30.4^{\circ}\text{C/W}$	48	25	11	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$
	27	17	9	mA max	$V_S = V_{SS}$ to $V_{DD}$
<b>ADG5249F</b>					
20-Lead TSSOP, $\theta_{JA} = 112.6^{\circ}\text{C/W}$	20	13	8	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$
	12	8	6	mA max	$V_S = V_{SS}$ to $V_{DD}$
20-Lead LFCSP, $\theta_{JA} = 30.4^{\circ}\text{C/W}$	36	20	10	mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$
	21	13	8	mA max	$V_S = V_{SS}$ to $V_{DD}$

<sup>1</sup> S<sub>x</sub> is the S1 to S8 pins on the [ADG5248F](#), and the S1A to S4A and S1B to S4B pins on the [ADG5249F](#).

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

Table 6.

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	48 V
V <sub>DD</sub> to GND	-0.3 V to +48 V
V <sub>SS</sub> to GND	-48 V to +0.3 V
POSFV to GND	-0.3 V to V <sub>DD</sub> + 0.3 V
NEGFV to GND	V <sub>SS</sub> - 0.3 V to + 0.3 V
Sx Pins	-55 V to +55 V
Sx to V <sub>DD</sub> or V <sub>SS</sub>	80 V
V <sub>S</sub> to V <sub>D</sub>	80 V
D or Dx Pins <sup>1</sup>	NEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first
Digital Inputs	GND - 0.7 V to 48 V or 30 mA, whichever occurs first
Peak Current, Sx, D, or Dx Pins	72.5 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx, D, or Dx Pins	Data <sup>2</sup> + 15%
Digital Outputs	GND - 0.7 V to 6 V or 30 mA, whichever occurs first
D or Dx Pins, Overvoltage State, Load Current	1 mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, $\theta_{JA}$ (4-Layer Board)	
20-Lead TSSOP	112.6°C/W
20-Lead LFCSP	30.4°C/W
Reflow Soldering Peak Temperature, Pb-Free	As per JEDEC J-STD-020

<sup>1</sup> Overvoltages at the D or Dx pins are clamped by internal diodes. Limit the current to the maximum ratings given.

<sup>2</sup> See Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 3. ADG5248F Pin Configuration (TSSOP)



NOTES  
 1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, V<sub>SS</sub>.

Figure 4. ADG5248F Pin Configuration (LFCSP)

Table 7. ADG5248F Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	19	A0/F0	Logic Control Input (A0). See Table 8. Decoder Pin (F0). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.
2	20	EN/F2	Active High Digital Input (EN). When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches. Decoder Pin (F2). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.
3	1	V <sub>SS</sub>	Most Negative Power Supply Potential.
4	2	S1	Overvoltage Protected Source Terminal 1. This pin can be an input or an output.
5	3	S2	Overvoltage Protected Source Terminal 2. This pin can be an input or an output.
6	4	S3	Overvoltage Protected Source Terminal 3. This pin can be an input or an output.
7	5	S4	Overvoltage Protected Source Terminal 4. This pin can be an input or an output.
8	6	D	Drain Terminal. This pin can be an input or an output.
9	7	NEG FV	Negative Fault Voltage. This pin is the negative supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V <sub>SS</sub> .
10	8	SF	Specific Fault Digital Output. This pin has a high output (weak internal pull-up resistor, nominally 3 V output) when the device is in normal operation, or a low output when a fault condition is detected on a specific pin, depending on the state of F0, F1, and F2 as shown in Table 9.
11	9	FF	Fault Flag Digital Output. This pin has a high output when the device is in normal operation, or a low output when a fault condition occurs on any of the Sx inputs. The FF pin has a weak internal pull-up resistor that allows multiple signals to be combined into a single interrupt for larger modules that contain multiple devices.
12	10	POS FV	Positive Fault Voltage. This pin is the positive supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V <sub>DD</sub> .
13	11	S8	Overvoltage Protected Source Terminal 8. This pin can be an input or an output.
14	12	S7	Overvoltage Protected Source Terminal 7. This pin can be an input or an output.
15	13	S6	Overvoltage Protected Source Terminal 6. This pin can be an input or an output.
16	14	S5	Overvoltage Protected Source Terminal 5. This pin can be an input or an output.
17	15	V <sub>DD</sub>	Most Positive Power Supply Potential.
18	16	GND	Ground (0 V) Reference.
19	17	A2	Logic Control Input.
20	18	A1/F1	Logic Control Input (A1). See Table 8. Decoder Pin (F1). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.
Not Applicable	Exposed Pad	EP	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .

Table 8. ADG5248F Switch Selection Truth Table

A2	A1	A0	EN	On Switch
X <sup>1</sup>	X <sup>1</sup>	X <sup>1</sup>	0	None
0	0	0	1	S1
0	0	1	1	S2
0	1	0	1	S3
0	1	1	1	S4
1	0	0	1	S5
1	0	1	1	S6
1	1	0	1	S7
1	1	1	1	S8

<sup>1</sup> X is don't care.

Table 9. ADG5248F Fault Diagnostic Output Truth Table

Switch in Fault <sup>1</sup>	State of Specific Flag (SF) with Control Inputs (F2, F1, F0)								State of the Fault Flag (FF)
	0, 0, 0	0, 0, 1	0, 1, 0	0, 1, 1	1, 0, 0	1, 0, 1	1, 1, 0	1, 1, 1	
None	1	1	1	1	1	1	1	1	1
S1	0	1	1	1	1	1	1	1	0
S2	1	0	1	1	1	1	1	1	0
S3	1	1	0	1	1	1	1	1	0
S4	1	1	1	0	1	1	1	1	0
S5	1	1	1	1	0	1	1	1	0
S6	1	1	1	1	1	0	1	1	0
S7	1	1	1	1	1	1	0	1	0
S8	1	1	1	1	1	1	1	0	0

<sup>1</sup> More than one switch can be in fault. See the Applications Information section for more information.







Figure 5. ADG5249F Pin Configuration (TSSOP)



**NOTES**  
 1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, V<sub>SS</sub>.

Figure 6. ADG5249F Pin Configuration (LFCSP)

Table 10. ADG5249F Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	19	A0/F0	Logic Control Input (A0). See Table 11. Decoder Pin (F0). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 12.
2	20	EN/F2	Active High Digital Input (EN). When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches. Decoder Pin (F2). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 12.
3	1	V <sub>SS</sub>	Most Negative Power Supply Potential.
4	2	S1A	Overvoltage Protected Source Terminal 1A. This pin can be an input or an output.
5	3	S2A	Overvoltage Protected Source Terminal 2A. This pin can be an input or an output.
6	4	S3A	Overvoltage Protected Source Terminal 3A. This pin can be an input or an output.
7	5	S4A	Overvoltage Protected Source Terminal 4A. This pin can be an input or an output.
8	6	DA	Drain Terminal A. This pin can be an input or an output.
9	7	NEGFV	Negative Fault Voltage. This pin is the negative supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V <sub>SS</sub> .
10	8	SF	Specific Fault Digital Output. This pin has a high output (weak internal pull-up resistor, nominally 3 V output) when the device is in normal operation, or a low output when a fault condition is detected on a specific pin, depending on the state of F0, F1, and, F2 as shown in Table 12.
11	9	FF	Fault Flag Digital Output. This pin has a high output when the device is in normal operation, or a low output when a fault condition occurs on any of the Sx inputs. The FF pin has a weak internal pull-up resistor that allows multiple signals to be combined into a single interrupt for larger modules that contain multiple devices.
12	10	POSFV	Positive Fault Voltage. This pin is the positive supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V <sub>DD</sub> .
13	11	DB	Drain Terminal B. This pin can be an input or an output.
14	12	S4B	Overvoltage Protected Source Terminal 4B. This pin can be an input or an output.
15	13	S3B	Overvoltage Protected Source Terminal 3B. This pin can be an input or an output.
16	14	S2B	Overvoltage Protected Source Terminal 2B. This pin can be an input or an output.
17	15	S1B	Overvoltage Protected Source Terminal 1B. This pin can be an input or an output.
18	16	V <sub>DD</sub>	Most Positive Power Supply Potential.
19	17	GND	Ground (0 V) Reference.
20	18	A1/F1	Logic Control Input (A1). See Table 11. Decoder Pin (F1). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 12.
Not Applicable	Exposed Pad	EP	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .

Table 11. ADG5249F Switch Selection Truth Table

A1	A0	EN	On Switch Pair
X <sup>1</sup>	X <sup>1</sup>	0	None
0	0	1	S1x
0	1	1	S2x
1	0	1	S3x
1	1	1	S4x

<sup>1</sup> X is don't care.

Table 12. ADG5249F Fault Diagnostic Output Truth Table

Switch in Fault <sup>1</sup>	State of Specific Flag (SF) with Control Inputs (F2, F1, F0)								State of the Fault Flag (FF)
	0, 0, 0	0, 0, 1	0, 1, 0	0, 1, 1	1, 0, 0	1, 0, 1	1, 1, 0	1, 1, 1	
None	1	1	1	1	1	1	1	1	1
S1A	0	1	1	1	1	1	1	1	0
S2A	1	0	1	1	1	1	1	1	0
S3A	1	1	0	1	1	1	1	1	0
S4A	1	1	1	0	1	1	1	1	0
S1B	1	1	1	1	0	1	1	1	0
S2B	1	1	1	1	1	0	1	1	0
S3B	1	1	1	1	1	1	0	1	0
S4B	1	1	1	1	1	1	1	0	0

<sup>1</sup> More than one switch can be in fault. See the Applications Information section for more information.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7.  $R_{ON}$  as a Function of  $V_S, V_D$ , Dual Supply




Figure 10.  $R_{ON}$  as a Function of  $V_S, V_D$  for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 8.  $R_{ON}$  as a Function of  $V_S, V_D$ , 12 V Single Supply




Figure 11.  $R_{ON}$  as a Function of  $V_S, V_D$  for Different Temperatures,  $\pm 20$  V Dual Supply




Figure 9.  $R_{ON}$  as a Function of  $V_S, V_D$ , 36 V Single Supply




Figure 12.  $R_{ON}$  as a Function of  $V_S, V_D$  for Different Temperatures, 12 V Single Supply




Figure 13.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  for Different Temperatures, 36 V Single Supply




Figure 16. Leakage Current vs. Temperature, 12 V Single Supply




Figure 14. Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 17. Leakage Current vs. Temperature, 36 V Single Supply




Figure 15. Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 18. Overvoltage Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 19. Overvoltage Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 22. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 20. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply




Figure 23. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 21. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply




Figure 24. Charge Injection vs. Source Voltage ( $V_S$ ), Single Supply




Figure 25. Charge Injection vs. Source Voltage ( $V_S$ ), Dual Supply




Figure 28. Bandwidth vs. Frequency




Figure 26. ACPSRR vs. Frequency,  $\pm 15$  V Dual Supply




Figure 29.  $t_{TRANSITION}$  vs. Temperature




Figure 27. THD + N vs. Frequency




Figure 30. Threshold Voltage ( $V_T$ ) vs. Temperature




Figure 31. Drain Output Response to Positive Overvoltage




Figure 33. Large Signal Voltage Tracking vs. Frequency




Figure 32. Drain Output Response to Negative Overvoltage

TEST CIRCUITS




Figure 34. Switch Unpowered Leakage





Figure 35. Switch Overvoltage Leakage



\*SIMILAR CONNECTION FOR ADG5249F.

Figure 36. Off Leakage




Figure 37. On Leakage




Figure 38. On Resistance






Figure 39. THD + N



$$\text{CHANNEL-TO-CHANNEL CROSSTALK} = 20 \log \frac{V_{OUT}}{V_S}$$


Figure 40. Channel-to-Channel Crosstalk






13072-037

Figure 41. Off Isolation



13072-041


Figure 42. Bandwidth



- NOTES**
1. THE OUTPUT PULLS TO  $V_{DD}$  WITHOUT A 1kΩ RESISTOR (INTERNAL 40kΩ PULL-UP RESISTOR TO THE SUPPLY RAIL DURING A FAULT).

Figure 43. Overtolerance Response Time,  $t_{RESPONSE}$

13072-043



NOTES  
 1. THE OUTPUT STARTS FROM THE POSFV CLAMP LEVEL WITHOUT A 1kΩ RESISTOR (INTERNAL 40kΩ PULL-UP RESISTOR TO THE POSFV SUPPLY RAIL DURING A FAULT).

Figure 44. Overtolerance Recovery Time,  $t_{RECOVERY}$

13072-044




Figure 45. Interrupt Flag Response Time,  $t_{DIGRESP}$

13072-058




Figure 46. Interrupt Flag Recovery Time,  $t_{DIGREC}$

13072-056