



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

ANALOG DEVICES User Defined Fault Protection and Detection, 0.8 pC Q_{INJ}, 8:1/Dual 4:1 Multiplexers

Data Sheet

ADG5248F/ADG5249F

FEATURES

User defined secondary supplies set overvoltage level
Overvoltage protection up to -55 V and $+55\text{ V}$
Power-off protection up to -55 V and $+55\text{ V}$
Overvoltage detection on source pins
Minimum secondary supply level: 4.5 V single-supply
Interrupt flags indicate fault status
Low charge injection (Q_{INJ}): 0.8 pC
Low drain/source on capacitance
ADG5248F: 19 pF
ADG5249F: 14 pF
Latch-up immune under any circumstance
Known state without digital inputs present
 V_{SS} to V_{DD} analog signal range
 $\pm 5\text{ V}$ to $\pm 22\text{ V}$ dual-supply operation
 8 V to 44 V single-supply operation
Fully specified at $\pm 15\text{ V}$, $\pm 20\text{ V}$, $+12\text{ V}$, and $+36\text{ V}$

APPLICATIONS

Analog input/output modules
Process control/distributed control systems
Data acquisition
Instrumentation
Avionics
Automatic test equipment
Communication systems
Relay replacement

GENERAL DESCRIPTION

The ADG5248F and ADG5249F are 8:1 and dual 4:1 analog multiplexers. The ADG5248F switches one of eight inputs to a common output, and the ADG5249F switches one of four differential inputs to a common differential output. Each channel conducts equally well in both directions when on, and each channel has an input signal range that extends to the supplies. The primary supply voltages define the on-resistance profile, whereas the secondary supply voltages define the voltage level at which the overvoltage protection engages.

When no power supplies are present, the channel remains in the off condition, and the switch inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any S_x pin exceed positive fault voltage (POSFV) or negative fault voltage (NEGTV) by a threshold voltage (V_T), the channel turns off and that S_x pin becomes high impedance. If the switch on, the drain pin is pulled to the secondary supply voltage that was exceeded. Input signal levels up to $+55\text{ V}$ or -55 V relative to ground are blocked, in both the powered and unpowered conditions.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Document Feedback

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADG5248F Functional Block Diagram




Figure 2. ADG5249F Functional Block Diagram

The low capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch switching and fast settling times are required.

Note that, throughout this data sheet, multifunction pins, such as A0/F0, are referred to either by the entire pin name or by a single function of the pin, for example, A0, when only that function is relevant.

PRODUCT HIGHLIGHTS

1. Source pins are protected against voltages greater than the secondary supply rails, up to -55 V and $+55\text{ V}$.
2. Source pins are protected against voltages between -55 V and $+55\text{ V}$ in an unpowered state.
3. Overvoltage detection with digital output indicates operating state of switches.
4. Trench isolation guards against latch-up.
5. Optimized for low charge injection and on capacitance.
6. The ADG5248F/ADG5249F can be operated from a dual supply of $\pm 5\text{ V}$ to $\pm 22\text{ V}$ or a single power supply of 8 V to 44 V .

TABLE OF CONTENTS

Features	1	Test Circuits.....	23
Applications.....	1	Terminology	28
Functional Block Diagrams.....	1	Theory of Operation	30
General Description	1	Switch Architecture.....	30
Product Highlights	1	User Defined Fault Protection.....	31
Revision History	2	Applications Information	32
Specifications.....	3	Power Supply Rails	32
±15 V Dual Supply	3	Power Supply Sequencing Protection	32
±20 V Dual Supply	5	Signal Range.....	32
12 V Single Supply.....	7	Power Supply Recommendations.....	32
36 V Single Supply.....	9	High Voltage Surge Suppression	32
Continuous Current per Channel, Sx, D, or Dx.....	12	Intelligent Fault Detection	33
Absolute Maximum Ratings.....	13	Large Voltage, High Frequency Signals.....	33
ESD Caution.....	13	Outline Dimensions	34
Pin Configurations and Function Descriptions	14	Ordering Guide	34
Typical Performance Characteristics	18		

REVISION HISTORY

7/2016—Rev. 0 to Rev. A

Added 20-Lead LFCSP.....	Universal
Changes to Table 5.....	12
Changes to Table 6.....	13
Added Figure 4; Renumbered Sequentially	14
Changes to Table 7.....	14
Added Figure 6.....	16
Changes to Table 10.....	16
Updated Outline Dimensions	34
Changes to Ordering Guide	34

4/2015—Revision 0: Initial Version

SPECIFICATIONS **$\pm 15\text{ V DUAL SUPPLY}$**

$V_{DD} = 15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, GND = 0 V, $C_{DECOUPLING} = 0.1\text{ }\mu\text{F}$, unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					$V_{DD} = +13.5\text{ V}, V_{SS} = -13.5\text{ V}$, see Figure 38
On Resistance, R_{ON}	250 270 250 270	335 395 335 395		V Ω_{typ} Ω_{max} Ω_{typ} Ω_{max} Ω_{typ}	$V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 9\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 9\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 9\text{ V}, I_S = -1\text{ mA}$
On-Resistance Match Between Channels, ΔR_{ON}	2.5 6 2.5 6 6.5 8 1.5 3.5	12 13 12 13 9 9 4		Ω_{max} Ω_{typ} Ω_{max} Ω_{typ} Ω_{max} Ω_{typ} Ω_{max}	$V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 9\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 9\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 9\text{ V}, I_S = -1\text{ mA}$ $V_S = \pm 10\text{ V}, I_S = -1\text{ mA}$
On-Resistance Flatness, $R_{FLATNESS}$					
Threshold Voltage, V_T	0.7			V_{typ}	See Figure 30
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.1 ± 1		± 5	nA_{typ} nA_{max}	$V_{DD} = +16.5\text{ V}, V_{SS} = -16.5\text{ V}$ $V_S = \pm 10\text{ V}, V_D = \mp 10\text{ V}$, see Figure 36
Drain Off Leakage, I_D (Off)	± 0.1 ± 1	± 2	± 10	nA_{typ} nA_{max}	$V_S = \pm 10\text{ V}, V_D = \mp 10\text{ V}$, see Figure 36
Channel On Leakage, I_D (On), I_S (On)	± 0.3 ± 1.5	± 5 ± 20	± 25	nA_{typ} nA_{max}	$V_S = V_D = \pm 10\text{ V}$, see Figure 37
FAULT					
Source Leakage Current, I_S With Overvoltage	± 66		± 78	μA_{typ}	$V_{DD} = +16.5\text{ V}, V_{SS} = -16.5\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}$, see Figure 35
Power Supplies Grounded or Floating	± 25		± 40	μA_{typ}	$V_{DD} = 0\text{ V}$ or floating, $V_{SS} = 0\text{ V}$ or floating, $\text{GND} = 0\text{ V}$, $A_x = 0\text{ V}$ or floating, $V_S = \pm 55\text{ V}$, see Figure 34
Drain Leakage Current, I_D With Overvoltage	± 10			nA_{typ}	$V_{DD} = +16.5\text{ V}, V_{SS} = -16.5\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}$, see Figure 35
Power Supplies Grounded	± 50 ± 500	± 70	± 90	nA_{max} nA_{typ}	$V_{DD} = 0\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}, A_x = 0\text{ V}$, see Figure 34
Power Supplies Floating	± 700 ± 50	± 700 ± 50	± 700 ± 50	nA_{max} μA_{typ}	$V_{DD} = \text{floating}, V_{SS} = \text{floating}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}, A_x = 0\text{ V}$, see Figure 34
DIGITAL INPUTS					
Input Voltage					
High, V_{INH}			2.0	V_{min}	
Low, V_{INL}			0.8	V_{max}	
Input Current, I_{INL} or I_{INH}	± 0.7 ± 1.1		± 1.2	μA_{typ} μA_{max}	$V_{IN} = \text{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	5.0			pF_{typ}	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Output Voltage High, V_{OH}	2.0			V min	
Low, V_{OL}	0.8			V max	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	210			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
t_{ON} (EN)	290	305	310	ns max	$V_S = 10 \text{ V}$, see Figure 50
t_{OFF} (EN)	200			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
t_{OFF} (EN)	280	295	315	ns max	$V_S = 10 \text{ V}$, see Figure 49
t_{OFF} (EN)	105			ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
Break-Before-Make Time Delay, t_D	120	160	160	ns max	$V_S = 10 \text{ V}$, see Figure 49
Break-Before-Make Time Delay, t_D	155		90	ns typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$
Overvoltage Response Time, $t_{RESPONSE}$	90			ns min	$V_S = 10 \text{ V}$, see Figure 48
Overvoltage Recovery Time, $t_{RECOVERY}$	115	130	130	ns typ	$R_L = 1 \text{ k}\Omega, C_L = 5 \text{ pF}$, see Figure 43
Overvoltage Recovery Time, $t_{RECOVERY}$	745			ns max	$R_L = 1 \text{ k}\Omega, C_L = 5 \text{ pF}$, see Figure 44
Interrupt Flag Response Time, $t_{DIGRESP}$	90			ns typ	$C_L = 12 \text{ pF}$, see Figure 45
Interrupt Flag Recovery Time, t_{DIGREC}	65			μs typ	$C_L = 12 \text{ pF}$, see Figure 46
Charge Injection, Q_{IN}	900			ns typ	$C_L = 12 \text{ pF}, R_{PULLUP} = 1 \text{ k}\Omega$, see Figure 47
Off Isolation	-0.8			pC typ	$V_S = 0 \text{ V}, R_S = 0 \text{ }\Omega, C_L = 1 \text{ nF}$, see Figure 51
Off Isolation	-75			dB typ	$R_L = 50 \text{ }\Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$, see Figure 41, worst case channel
Channel-to-Channel Crosstalk					$R_L = 50 \text{ }\Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$, see Figure 40
Adjacent Channels	-75			dB typ	
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.005			% typ	$R_L = 10 \text{ k}\Omega, V_S = 15 \text{ V p-p}, f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 39
-3 dB Bandwidth					$R_L = 50 \text{ }\Omega, C_L = 5 \text{ pF}$, see Figure 42
ADG5248F	190			MHz typ	
ADG5249F	320			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \text{ }\Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$, see Figure 42
C_S (Off)	4			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
C_D (Off)				pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
ADG5248F	13			pF typ	
ADG5249F	8			pF typ	
C_D (On), C_S (On)				pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
ADG5248F	19			pF typ	
ADG5249F	14			pF typ	
POWER REQUIREMENTS					$V_{DD} = POSFV = +16.5 \text{ V}; V_{SS} = NEGTV = -16.5 \text{ V}; GND = 0 \text{ V}$; digital inputs = 0 V, 5 V, or V_{DD}
Normal Mode					
I_{DD}	1.15			mA typ	
I_{POSFV}	0.15			mA typ	
$I_{DD} + I_{POSFV}$	2		2	mA max	
I_{GND}	0.75			mA typ	
	1.25			mA max	
I_{SS}	0.45			mA typ	
I_{NEGTV}	0.2			mA typ	
$I_{SS} + I_{NEGTV}$	0.8		0.85	mA max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Fault Mode					
I _{DD}	1.4			mA typ	
I _{POSFV}	0.2			mA typ	
I _{DD} + I _{POSFV}	2.2		2.3	mA max	
I _{GND}	0.9			mA typ	
	1.6		1.7	mA max	
I _{SS}	0.45			mA typ	
I _{NEGFV}	0.2			mA typ	
I _{SS} + I _{NEGFV}	1.0		1.1	mA max	
V _{DD} /V _{SS}			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

±20 V DUAL SUPPLY

V_{DD} = 20 V ± 10%, V_{SS} = -20 V ± 10%, GND = 0 V, C_{DECOUPLING} = 0.1 μF, unless otherwise noted.

Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					V _{DD} = +18 V, V _{SS} = -18 V, see Figure 38
On Resistance, R _{ON}	260	345	405	Ω typ	V _S = ±15 V, I _S = -1 mA
	280	335	395	Ω max	V _S = ±13.5 V, I _S = -1 mA
On-Resistance Match Between Channels, ΔR _{ON}	2.5	12	13	Ω typ	V _S = ±15 V, I _S = -1 mA
	6	12	13	Ω max	
	2.5			Ω typ	V _S = ±13.5 V, I _S = -1 mA
	6	12	13	Ω max	
On-Resistance Flatness, R _{FLATNESS}	12.5	15	15	Ω typ	V _S = ±15 V, I _S = -1 mA
	14			Ω max	
	1.5			Ω typ	V _S = ±13.5 V, I _S = -1 mA
	3.5	4	4	Ω max	
Threshold Voltage, V _T	0.7			V typ	See Figure 30
LEAKAGE CURRENTS					
Source Off Leakage, I _S (Off)	±0.1			nA typ	V _{DD} = +22 V, V _{SS} = -22 V
	±1	±2	±5	nA max	V _S = ±15 V, V _D = ±15 V, see Figure 36
Drain Off Leakage, I _D (Off)	±0.1			nA typ	V _S = ±15 V, V _D = ±15 V, see Figure 36
	±1	±5	±10	nA max	
Channel On Leakage, I _D (On), I _S (On)	±0.3			nA typ	V _S = V _D = ±15 V, see Figure 37
	±1.5	±20	±25	nA max	
FAULT					
Source Leakage Current, I _S With Overvoltage	±66			μA typ	V _{DD} = 22 V, V _{SS} = -22 V, GND = 0 V, V _S = ±55 V, see Figure 35
Power Supplies Grounded or Floating	±25			μA typ	V _{DD} = 0 V or floating, V _{SS} = 0 V or floating, GND = 0 V, A _x = 0 V or floating, V _S = ±55 V, see Figure 34

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Drain Leakage Current, I_D With Overvoltage	± 10			nA typ	$V_{DD} = +22\text{ V}$, $V_{SS} = -22\text{ V}$, GND = 0 V, $V_S = \pm 55\text{ V}$, see Figure 35
Power Supplies Grounded	± 2 ± 500	± 2	± 2	μA max nA typ	$V_{DD} = 0\text{ V}$, $V_{SS} = 0\text{ V}$, GND = 0 V, $V_S = \pm 55\text{ V}$, $A_x = 0\text{ V}$, see Figure 34
Power Supplies Floating	± 700 ± 50	± 700 ± 50	± 700 ± 50	nA max μA typ	V_{DD} floating, V_{SS} floating, GND = 0 V, $V_S = \pm 55\text{ V}$, $A_x = 0\text{ V}$, see Figure 34
DIGITAL INPUTS					
Input Voltage High, V_{INH}			2.0	V min	
Low, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	± 0.7 ± 1.1		± 1.2	μA typ μA max	V_{IN} = GND or V_{DD}
Digital Input Capacitance, C_{IN}	5.0			pF typ	
Output Voltage High, V_{OH}	2.0			V min	
Low, V_{OL}	0.8			V max	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	230			ns typ	$R_L = 1\text{ k}\Omega$, $C_L = 35\text{ pF}$
t_{ON} (EN)	335	340	340	ns max	$V_S = 10\text{ V}$, see Figure 50
t_{OFF} (EN)	225			ns typ	$R_L = 1\text{ k}\Omega$, $C_L = 35\text{ pF}$
	325	340	340	ns max	$V_S = 10\text{ V}$, see Figure 49
Break-Before-Make Time Delay, t_D	100			ns typ	$R_L = 1\text{ k}\Omega$, $C_L = 35\text{ pF}$
	135	155	155	ns max	$V_S = 10\text{ V}$, see Figure 49
Overvoltage Response Time, $t_{RESPONSE}$	175		95	ns typ	$R_L = 1\text{ k}\Omega$, $C_L = 35\text{ pF}$
	75			ns min	$V_S = 10\text{ V}$, see Figure 48
Overvoltage Recovery Time, $t_{RECOVERY}$	105	105	105	ns typ	$R_L = 1\text{ k}\Omega$, $C_L = 5\text{ pF}$, see Figure 43
	820			ns max	
Interrupt Flag Response Time, $t_{DIGRESP}$	1100	1250	1400	ns typ	$C_L = 12\text{ pF}$, see Figure 45
Interrupt Flag Recovery Time, t_{DIGREC}	75			ns typ	$C_L = 12\text{ pF}$, see Figure 46
Charge Injection, Q_{INJ}	65			μs typ	$C_L = 12\text{ pF}$, $R_{PULLUP} = 1\text{ k}\Omega$, see Figure 47
Off Isolation	1000			ns typ	$V_S = 0\text{ V}$, $R_S = 0\text{ }\Omega$, $C_L = 1\text{ nF}$, see Figure 51
Channel-to-Channel Crosstalk	-1.2			pC typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$, see Figure 41, worst case channel
Adjacent Channels	-75			dB typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$, see Figure 40
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.005			% typ	$R_L = 10\text{ k}\Omega$, $V_S = 20\text{ V}$ p-p, $f = 20\text{ Hz}$ to 20 kHz , see Figure 39
-3 dB Bandwidth					$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, see Figure 42
ADG5248F	190			MHz typ	
ADG5249F	320			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50\text{ }\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$, see Figure 42
C_S (Off)	4			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (Off)				pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
ADG5248F	13			pF typ	
ADG5249F	8			pF typ	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
C_D (On), C_S (On) ADG5248F ADG5249F	19 14			pF typ pF typ	$V_S = 0 \text{ V}$, $f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = \text{POSFV} = +22 \text{ V}$; $V_{SS} = \text{NEGFV} = -22 \text{ V}$; digital inputs = 0 V, 5 V, or V_{DD}
Normal Mode					
I_{DD}	1.15			mA typ	
I_{POSFV}	0.15			mA typ	
$I_{DD} + I_{POSFV}$	2		2	mA max	
I_{GND}	0.75			mA typ	
	1.25		1.25	mA max	
I_{SS}	0.45			mA typ	
I_{NEGFV}	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	0.8		0.85	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I_{DD}	1.4			mA typ	
I_{POSFV}	0.2			mA typ	
$I_{DD} + I_{POSFV}$	2.2		2.3	mA max	
I_{GND}	0.9			mA typ	
	1.6		1.7	mA max	
I_{SS}	0.45			mA typ	
I_{NEGFV}	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	1.0		1.1	mA max	
V_{DD}/V_{SS}			± 5	V min	GND = 0 V
			± 22	V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

12 V SINGLE SUPPLY

$V_{DD} = 12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, GND = 0 V, $C_{DECOUPLING} = 0.1 \mu\text{F}$, unless otherwise noted.

Table 3.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					$V_{DD} = 10.8 \text{ V}$, $V_{SS} = 0 \text{ V}$, see Figure 38
On Resistance, R_{ON}	630 690 270 290	710 355	730 410	Ω typ Ω max Ω typ Ω max	$V_S = 0 \text{ V}$ to 10 V , $I_S = -1 \text{ mA}$
On-Resistance Match Between Channels, ΔR_{ON}	6 17 3 6.5	19 11	19 12	Ω typ Ω max Ω typ Ω max	$V_S = 3.5 \text{ V}$ to 8.5 V , $I_S = -1 \text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	380 440 25 27	460	460	Ω typ Ω max Ω typ Ω max	$V_S = 0 \text{ V}$ to 10 V , $I_S = -1 \text{ mA}$
Threshold Voltage, V_T	0.7	28	28	V typ	$V_S = 3.5 \text{ V}$ to 8.5 V , $I_S = -1 \text{ mA}$
					See Figure 30
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$
Source Off Leakage, I_S (Off)	± 0.1 ± 1	± 2	± 5	nA typ nA max	$V_S = 1 \text{ V}/10 \text{ V}$, $V_D = 10 \text{ V}/1 \text{ V}$, see Figure 36

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Drain Off Leakage, I_D (Off)	± 0.1			nA typ	$V_S = 1\text{ V}/10\text{ V}, V_D = 10\text{ V}/1\text{ V}$, see Figure 36
Channel On Leakage, I_D (On), I_S (On)	± 1 ± 0.3 ± 1.5	± 5 ± 20	± 10 ± 25	nA max nA typ nA max	$V_S = V_D = 1\text{ V}/10\text{ V}$, see Figure 37
FAULT					
Source Leakage Current, I_S With Overvoltage	± 63			μA typ	$V_{DD} = 13.2\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}$, see Figure 35
Power Supplies Grounded or Floating	± 25			μA typ	$V_{DD} = 0\text{ V}$ or floating, $V_{SS} = 0\text{ V}$ or floating, $\text{GND} = 0\text{ V}$, $A_x = 0\text{ V}$ or floating, $V_S = \pm 55\text{ V}$, see Figure 34
Drain Leakage Current, I_D With Overvoltage	± 10			nA typ	$V_{DD} = 13.2\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}$, see Figure 35
Power Supplies Grounded	± 50 ± 500	± 70	± 90	nA max nA typ	$V_{DD} = 0\text{ V}, V_{SS} = 0\text{ V}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}, A_x = 0\text{ V}$, see Figure 34
Power Supplies Floating	± 700 ± 50	± 700 ± 50	± 700 ± 50	nA max μA typ	$V_{DD} = \text{floating}, V_{SS} = \text{floating}, \text{GND} = 0\text{ V}, V_S = \pm 55\text{ V}, A_x = 0\text{ V}$, see Figure 34
DIGITAL INPUTS					
Input Voltage High, V_{INH}			2.0	V min	
Input Voltage Low, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	± 0.7 ± 1.1		± 1.2	μA typ μA max	$V_{IN} = \text{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	5.0			pF typ	
Output Voltage High, V_{OH}	2.0			V min	
Output Voltage Low, V_{OL}	0.8			V max	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	165 205		230	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 8\text{ V}$, see Figure 50
t_{ON} (EN)	160 200	215	230	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 8\text{ V}$, see Figure 49
t_{OFF} (EN)	125 150	215 155	155	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 8\text{ V}$, see Figure 49
Break-Before-Make Time Delay, t_D	100		60	ns typ ns min	$R_L = 1\text{ k}\Omega, C_L = 35\text{ pF}$ $V_S = 8\text{ V}$, see Figure 48
Overvoltage Response Time, $t_{RESPONSE}$	110 145		145	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 5\text{ pF}$, see Figure 43
Overvoltage Recovery Time, $t_{RECOVERY}$	500 655		765	ns typ ns max	$R_L = 1\text{ k}\Omega, C_L = 5\text{ pF}$, see Figure 44
Interrupt Flag Response Time, $t_{DIGRESP}$	95			ns typ	$C_L = 12\text{ pF}$, see Figure 45
Interrupt Flag Recovery Time, t_{DIGREC}	65 900			μs typ ns typ	$C_L = 12\text{ pF}$, see Figure 46 $C_L = 12\text{ pF}, R_{PULLUP} = 1\text{ k}\Omega$, see Figure 47
Charge Injection, Q_{INJ}	0.2			pC typ	$V_S = 6\text{ V}, R_S = 0\text{ }\Omega, C_L = 1\text{ nF}$, see Figure 51
Off Isolation	-75			dB typ	$R_L = 50\text{ }\Omega, C_L = 5\text{ pF}, f = 1\text{ MHz}$, see Figure 41, worst case channel
Channel-to-Channel Crosstalk Adjacent Channels	-75			dB typ	$R_L = 50\text{ }\Omega, C_L = 5\text{ pF}, f = 1\text{ MHz}$, see Figure 40
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.044			% typ	$R_L = 10\text{ k}\Omega, V_S = 6\text{ V p-p}, f = 20\text{ Hz to }20\text{ kHz}$, see Figure 39

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
-3 dB Bandwidth ADG5248F ADG5249F	175 290			MHz typ MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}$, see Figure 42
Insertion Loss C_S (Off) C_D (Off) ADG5248F ADG5249F	10.5 4 14 8			dB typ pF typ pF typ pF typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$, see Figure 42 $V_S = 6 \text{ V}, f = 1 \text{ MHz}$ $V_S = 6 \text{ V}, f = 1 \text{ MHz}$
C_D (On), C_S (On) ADG5248F ADG5249F	20 14			pF typ pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}; V_{SS} = 0 \text{ V}$; digital inputs = 0 V, 5 V, or V_{DD}
Normal Mode					
I_{DD} I_{POSFV} $I_{DD} + I_{POSFV}$ I_{GND} I_{SS} I_{NEGFV} $I_{SS} + I_{NEGFV}$	1.15 0.15 2 0.75 1.4 0.3 0.2 0.65		2 1.4 0.7	mA typ mA typ mA max mA typ mA max mA typ mA typ mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I_{DD} I_{POSFV} $I_{DD} + I_{POSFV}$ I_{GND} I_{SS} I_{NEGFV} $I_{SS} + I_{NEGFV}$	1.4 0.2 2.2 0.9 1.6 0.45 0.2 1.0		2.3 1.7 1.1	mA typ mA typ mA max mA typ mA max mA typ mA typ mA max	Digital inputs = 5 V
V_{DD}				8 44	$V_S = \pm 55 \text{ V}, V_D = 0 \text{ V}$ $GND = 0 \text{ V}$ $GND = 0 \text{ V}$

¹ Guaranteed by design; not subject to production test.

36 V SINGLE SUPPLY

$V_{DD} = 36 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, GND = 0 V, $C_{DECOUPLING} = 0.1 \mu\text{F}$, unless otherwise noted.

Table 4.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$, see Figure 38
On Resistance, R_{ON}	310 335 250 270	415	480	Ω typ Ω max Ω typ Ω max	$V_S = 0 \text{ V} \text{ to } 30 \text{ V}, I_S = -1 \text{ mA}$
On-Resistance Match Between Channels, ΔR_{ON}	3 7 3 6.5	335 16 11	395 18 12	Ω typ Ω max Ω typ Ω max	$V_S = 0 \text{ V} \text{ to } 30 \text{ V}, I_S = -1 \text{ mA}$ $V_S = 4.5 \text{ V} \text{ to } 28 \text{ V}, I_S = -1 \text{ mA}$

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
On-Resistance Flatness, $R_{FLAT(ON)}$	62 70 1.5 3.5 0.7	85	100	Ω typ Ω max Ω typ Ω max V typ	$V_S = 0 \text{ V to } 30 \text{ V}, I_S = -1 \text{ mA}$ $V_S = 4.5 \text{ V to } 28 \text{ V}, I_S = -1 \text{ mA}$ See Figure 30
Threshold Voltage, V_T					
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.1	± 2	± 5	nA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}$, see Figure 36
Drain Off Leakage, I_D (Off)	± 1 ± 0.1	± 5	± 10	nA max nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}$, see Figure 36
Channel On Leakage, I_D (On), I_S (On)	± 1 ± 0.3 ± 1.5	± 20	± 25	nA max nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$, see Figure 37
FAULT					
Source Leakage Current, I_S With Overvoltage	± 58			μA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, GND = 0 \text{ V}, V_S = +55 \text{ V}, -40 \text{ V}$, see Figure 35
Power Supplies Grounded or Floating	± 25			μA typ	$V_{DD} = 0 \text{ V}$ or floating, $V_{SS} = 0 \text{ V}$ or floating, $GND = 0 \text{ V}$, $Ax = 0 \text{ V}$ or floating, $V_S = \pm 55 \text{ V}$, see Figure 34
Drain Leakage Current, I_D With Overvoltage	± 10	± 70	± 90	nA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, GND = 0 \text{ V}, V_S = +55 \text{ V}, -40 \text{ V}$, see Figure 35
Power Supplies Grounded	± 50 ± 500	± 700	± 700	nA max nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, GND = 0 \text{ V}, V_S = \pm 55 \text{ V}, Ax = 0 \text{ V}$, see Figure 34
Power Supplies Floating	± 700 ± 50	± 50	± 50	nA max μA typ	$V_{DD} = \text{floating}, V_{SS} = \text{floating}, GND = 0 \text{ V}, V_S = \pm 55 \text{ V}, Ax = 0 \text{ V}$, see Figure 34
DIGITAL INPUTS					
Input Voltage High, V_{INH} Low, V_{INL}			2.0 0.8	V min V max	
Input Current, I_{INL} or I_{INH}	± 0.7 ± 1.1		± 1.2	μA typ μA max	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	5.0			pF typ	
Output Voltage High, V_{OH} Low, V_{OL}	2.0 0.8			V min V max	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	195 255	275	285	ns typ ns max	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$, see Figure 50
t_{ON} (EN)	190 245	270	280	ns typ ns max	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$, see Figure 49
t_{OFF} (EN)	105 135	145	145	ns typ ns max	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$, see Figure 49
Break-Before-Make Time Delay, t_b	110		60	ns typ ns min	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$, see Figure 48
Overvoltage Response Time, $t_{RESPONSE}$	60 80	85	85	ns typ ns max	$R_L = 1 \text{ k}\Omega, C_L = 5 \text{ pF}$, see Figure 43
Overvoltage Recovery Time, $t_{RECOVERY}$	1400 1900	2100	2200	ns typ ns max	$R_L = 1 \text{ k}\Omega, C_L = 5 \text{ pF}$, see Figure 44

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Interrupt Flag Response Time, $t_{DIGRESP}$	85			ns typ	$C_L = 12 \text{ pF}$, see Figure 45
Interrupt Flag Recovery Time, t_{DIGREC}	65			μs typ	$C_L = 12 \text{ pF}$, see Figure 46
	1600			ns typ	$C_L = 12 \text{ pF}$, $R_{PULLUP} = 1 \text{ k}\Omega$, see Figure 47
Charge Injection, Q_{INJ}	-1.2			pC typ	$V_S = 18 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$, see Figure 51
Off Isolation	-75			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$, see Figure 41, worst case channel
Channel-to-Channel Crosstalk					$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$, see Figure 40
Adjacent Channels	-75			dB typ	
Nonadjacent Channels	-88			dB typ	
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L = 10 \text{ k}\Omega$, $V_S = 18 \text{ V p-p}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 39
-3 dB Bandwidth					$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, see Figure 42
ADG5248F	200			MHz typ	
ADG5249F	320			MHz typ	
Insertion Loss	10.5			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$, see Figure 42
C_S (Off)	4			pF typ	$V_S = 18 \text{ V}$, $f = 1 \text{ MHz}$
C_D (Off)					$V_S = 18 \text{ V}$, $f = 1 \text{ MHz}$
ADG5248F	13			pF typ	
ADG5249F	7			pF typ	
C_D (On), C_S (On)					$V_S = 18 \text{ V}$, $f = 1 \text{ MHz}$
ADG5248F	18			pF typ	
ADG5249F	12			pF typ	
POWER REQUIREMENTS					$V_{DD} = 39.6 \text{ V}$; $V_{SS} = 0 \text{ V}$; digital inputs = 0 V, 5 V, or V_{DD}
Normal Mode					
I_{DD}	1.15			mA typ	
I_{POSFV}	0.15			mA typ	
$I_{DD} + I_{POSFV}$	2	2		mA max	
I_{GND}	0.75			mA typ	
	1.4			mA max	
I_{SS}	0.3			mA typ	
I_{NEGFV}	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	0.65	0.7		mA max	
Fault Mode					$V_S = +55 \text{ V}, -40 \text{ V}$
I_{DD}	1.4			mA typ	
I_{POSFV}	0.2			mA typ	
$I_{DD} + I_{POSFV}$	2.2	2.3		mA max	
I_{GND}	0.9			mA typ	
	1.6			mA max	
I_{SS}	0.45			mA typ	
I_{NEGFV}	0.2			mA typ	
$I_{SS} + I_{NEGFV}$	1.0	1.1		mA max	
V_{DD}					$GND = 0 \text{ V}$
				8	V_{min}
				44	V_{max}
					$GND = 0 \text{ V}$

¹ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, Sx,¹ D, OR Dx

Table 5.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
ADG5248F					
20-Lead TSSOP, $\theta_{JA} = 112.6^\circ\text{C/W}$	27 16	16 11	8 7	mA max mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$ $V_S = V_{SS}$ to V_{DD}
20-Lead LFCSP, $\theta_{JA} = 30.4^\circ\text{C/W}$	48 27	25 17	11 9	mA max mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$ $V_S = V_{SS}$ to V_{DD}
ADG5249F					
20-Lead TSSOP, $\theta_{JA} = 112.6^\circ\text{C/W}$	20 12	13 8	8 6	mA max mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$ $V_S = V_{SS}$ to V_{DD}
20-Lead LFCSP, $\theta_{JA} = 30.4^\circ\text{C/W}$	36 21	20 13	10 8	mA max mA max	$V_S = V_{SS}$ to $V_{DD} - 4.5\text{ V}$ $V_S = V_{SS}$ to V_{DD}

¹ Sx is the S1 to S8 pins on the ADG5248F, and the S1A to S4A and S1B to S4B pins on the ADG5249F.

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 6.

Parameter	Rating
V _{DD} to V _{SS}	48 V
V _{DD} to GND	-0.3 V to +48 V
V _{SS} to GND	-48 V to +0.3 V
POSFV to GND	-0.3 V to V _{DD} + 0.3 V
NEGFW to GND	V _{SS} – 0.3 V to +0.3 V
Sx Pins	-55 V to +55 V
Sx to V _{DD} or V _{SS}	80 V
V _S to V _D	80 V
D or Dx Pins ¹	NEGFW – 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first
Digital Inputs	GND – 0.7 V to 48 V or 30 mA, whichever occurs first
Peak Current, Sx, D, or Dx Pins	72.5 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx, D, or Dx Pins	Data ² + 15%
Digital Outputs	GND – 0.7 V to 6 V or 30 mA, whichever occurs first
D or Dx Pins, Overvoltage State, Load Current	1 mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ _{JA} (4-Layer Board)	
20-Lead TSSOP	112.6°C/W
20-Lead LFCSP	30.4°C/W
Reflow Soldering Peak Temperature, Pb-Free	As per JEDEC J-STD-020

¹ Overvoltages at the D or Dx pins are clamped by internal diodes. Limit the current to the maximum ratings given.

² See Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. ADG5248F Pin Configuration (TSSOP)




Figure 4. ADG5248F Pin Configuration (LFCSP)

NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, V_{ss} .

Table 7. ADG5248F Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	19	A0/F0	Logic Control Input (A0). See Table 8. Decoder Pin (F0). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.
2	20	EN/F2	Active High Digital Input (EN). When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches. Decoder Pin (F2). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.
3	1	V_{ss}	Most Negative Power Supply Potential.
4	2	S1	Ovvoltage Protected Source Terminal 1. This pin can be an input or an output.
5	3	S2	Ovvoltage Protected Source Terminal 2. This pin can be an input or an output.
6	4	S3	Ovvoltage Protected Source Terminal 3. This pin can be an input or an output.
7	5	S4	Ovvoltage Protected Source Terminal 4. This pin can be an input or an output.
8	6	D	Drain Terminal. This pin can be an input or an output.
9	7	NEGFW	Negative Fault Voltage. This pin is the negative supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V_{ss} .
10	8	SF	Specific Fault Digital Output. This pin has a high output (weak internal pull-up resistor, nominally 3 V output) when the device is in normal operation, or a low output when a fault condition is detected on a specific pin, depending on the state of F0, F1, and F2 as shown in Table 9.
11	9	FF	Fault Flag Digital Output. This pin has a high output when the device is in normal operation, or a low output when a fault condition occurs on any of the Sx inputs. The FF pin has a weak internal pull-up resistor that allows multiple signals to be combined into a single interrupt for larger modules that contain multiple devices.
12	10	POSFW	Positive Fault Voltage. This pin is the positive supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V_{dd} .
13	11	S8	Ovvoltage Protected Source Terminal 8. This pin can be an input or an output.
14	12	S7	Ovvoltage Protected Source Terminal 7. This pin can be an input or an output.
15	13	S6	Ovvoltage Protected Source Terminal 6. This pin can be an input or an output.
16	14	S5	Ovvoltage Protected Source Terminal 5. This pin can be an input or an output.
17	15	V_{dd}	Most Positive Power Supply Potential.
18	16	GND	Ground (0 V) Reference.
19	17	A2	Logic Control Input.
20	18	A1/F1	Decoder Pin (F1). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.
Not Applicable	Exposed Pad	EP	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V_{ss} .

Table 8. ADG5248F Switch Selection Truth Table

A2	A1	A0	EN	On Switch
X ¹	X ¹	X ¹	0	None
0	0	0	1	S1
0	0	1	1	S2
0	1	0	1	S3
0	1	1	1	S4
1	0	0	1	S5
1	0	1	1	S6
1	1	0	1	S7
1	1	1	1	S8

¹ X is don't care.

Table 9. ADG5248F Fault Diagnostic Output Truth Table

Switch in Fault ¹	State of Specific Flag (SF) with Control Inputs (F2, F1, F0)								State of the Fault Flag (FF)
	0, 0, 0	0, 0, 1	0, 1, 0	0, 1, 1	1, 0, 0	1, 0, 1	1, 1, 0	1, 1, 1	
None	1	1	1	1	1	1	1	1	1
S1	0	1	1	1	1	1	1	1	0
S2	1	0	1	1	1	1	1	1	0
S3	1	1	0	1	1	1	1	1	0
S4	1	1	1	0	1	1	1	1	0
S5	1	1	1	1	0	1	1	1	0
S6	1	1	1	1	1	0	1	1	0
S7	1	1	1	1	1	1	0	1	0
S8	1	1	1	1	1	1	1	0	0

¹ More than one switch can be in fault. See the Applications Information section for more information.




Figure 5. ADG5249F Pin Configuration (TSSOP)




Figure 6. ADG5249F Pin Configuration (LFCSP)

NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, V_{ss} .

13072-006

Table 10. ADG5249F Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	19	A0/F0	Logic Control Input (A0). See Table 11. Decoder Pin (F0). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 12.
2	20	EN/F2	Active High Digital Input (EN). When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches. Decoder Pin (F2). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 12.
3	1	V_{ss}	Most Negative Power Supply Potential.
4	2	S1A	Overtoltage Protected Source Terminal 1A. This pin can be an input or an output.
5	3	S2A	Overtoltage Protected Source Terminal 2A. This pin can be an input or an output.
6	4	S3A	Overtoltage Protected Source Terminal 3A. This pin can be an input or an output.
7	5	S4A	Overtoltage Protected Source Terminal 4A. This pin can be an input or an output.
8	6	DA	Drain Terminal A. This pin can be an input or an output.
9	7	NEGFV	Negative Fault Voltage. This pin is the negative supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V_{ss} .
10	8	SF	Specific Fault Digital Output. This pin has a high output (weak internal pull-up resistor, nominally 3 V output) when the device is in normal operation, or a low output when a fault condition is detected on a specific pin, depending on the state of F0, F1, and, F2 as shown in Table 12.
11	9	FF	Fault Flag Digital Output. This pin has a high output when the device is in normal operation, or a low output when a fault condition occurs on any of the Sx inputs. The FF pin has a weak internal pull-up resistor that allows multiple signals to be combined into a single interrupt for larger modules that contain multiple devices.
12	10	POSFV	Positive Fault Voltage. This pin is the positive supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V_{dd} .
13	11	DB	Drain Terminal B. This pin can be an input or an output.
14	12	S4B	Overtoltage Protected Source Terminal 4B. This pin can be an input or an output.
15	13	S3B	Overtoltage Protected Source Terminal 3B. This pin can be an input or an output.
16	14	S2B	Overtoltage Protected Source Terminal 2B. This pin can be an input or an output.
17	15	S1B	Overtoltage Protected Source Terminal 1B. This pin can be an input or an output.
18	16	V_{dd}	Most Positive Power Supply Potential.
19	17	GND	Ground (0 V) Reference.
20	18	A1/F1	Logic Control Input (A1). See Table 11. Decoder Pin (F1). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 12.
Not Applicable	Exposed Pad	EP	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V_{ss} .

Table 11. ADG5249F Switch Selection Truth Table

A1	A0	EN	On Switch Pair
X ¹	X ¹	0	None
0	0	1	S1x
0	1	1	S2x
1	0	1	S3x
1	1	1	S4x







¹ X is don't care.







Table 12. ADG5249F Fault Diagnostic Output Truth Table

Switch in Fault ¹	State of Specific Flag (SF) with Control Inputs (F2, F1, F0)								State of the Fault Flag (FF)
	0, 0, 0	0, 0, 1	0, 1, 0	0, 1, 1	1, 0, 0	1, 0, 1	1, 1, 0	1, 1, 1	
None	1	1	1	1	1	1	1	1	1
S1A	0	1	1	1	1	1	1	1	0
S2A	1	0	1	1	1	1	1	1	0
S3A	1	1	0	1	1	1	1	1	0
S4A	1	1	1	0	1	1	1	1	0
S1B	1	1	1	1	0	1	1	1	0
S2B	1	1	1	1	1	0	1	1	0
S3B	1	1	1	1	1	1	0	1	0
S4B	1	1	1	1	1	1	1	0	0

¹ More than one switch can be in fault. See the Applications Information section for more information.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. R_{ON} as a Function of V_S , V_D , Dual SupplyFigure 10. R_{ON} as a Function of V_S , V_D for Different Temperatures, $\pm 15\text{ V}$ Dual SupplyFigure 8. R_{ON} as a Function of V_S , V_D , 12 V Single SupplyFigure 11. R_{ON} as a Function of V_S , V_D for Different Temperatures, $\pm 20\text{ V}$ Dual SupplyFigure 9. R_{ON} as a Function of V_S , V_D , 36 V Single SupplyFigure 12. R_{ON} as a Function of V_S , V_D for Different Temperatures, 12 V Single Supply






Figure 19. Overvoltage Leakage Current vs. Temperature, $\pm 20\text{ V}$ Dual SupplyFigure 22. Off Isolation vs. Frequency, $\pm 15\text{ V}$ Dual Supply

Figure 20. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply










Figure 23. Crosstalk vs. Frequency, $\pm 15\text{ V}$ Dual Supply

Figure 21. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply

Figure 24. Charge Injection vs. Source Voltage (V_S), Single Supply






Figure 31. Drain Output Response to Positive Overvoltage




Figure 33. Large Signal Voltage Tracking vs. Frequency




Figure 32. Drain Output Response to Negative Overvoltage

TEST CIRCUITS




Figure 34. Switch Unpowered Leakage




Figure 35. Switch Overvoltage Leakage




Figure 37. On Leakage




Figure 36. Off Leakage




Figure 38. On Resistance




Figure 39. THD + N




Figure 40. Channel-to-Channel Crosstalk




Figure 41. Off Isolation






Figure 42. Bandwidth



NOTES
1. THE OUTPUT PULLS TO V_{DD} WITHOUT A 1kΩ RESISTOR (INTERNAL 40kΩ PULL-UP RESISTOR TO THE SUPPLY RAIL DURING A FAULT).

13072-0449


Figure 43. Overvoltage Response Time, $t_{RESPONSE}$



NOTES


1. THE OUTPUT STARTS FROM THE POSFV CLAMP LEVEL WITHOUT A $1\text{k}\Omega$ RESISTOR (INTERNAL $40\text{k}\Omega$ PULL-UP RESISTOR TO THE POSFV SUPPLY RAIL DURING A FAULT).

13072-044

Figure 44. Overvoltage Recovery Time, t_{RECOVERY} 

*INCLUDES TRACK CAPACITANCE

13072-058

Figure 45. Interrupt Flag Response Time, t_{DIGRESP} 

*INCLUDES TRACK CAPACITANCE

13072-056

Figure 46. Interrupt Flag Recovery Time, t_{DIGREC}