## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### **Data Sheet**

### FEATURES

Overvoltage protection up to -55 V and +55 V Power-off protection up to -55 V and +55 V Overvoltage detection on source pins Low on resistance: 10 Ω On-resistance flatness of 0.5 Ω 5.5 kV human body model (HBM) ESD rating Latch-up immune under any circumstance Known state without digital inputs present V<sub>SS</sub> to V<sub>DD</sub> analog signal range ±5 V to ±22 V dual supply operation 8 V to 44 V single-supply operation Fully specified at ±15 V, ±20 V, +12 V, and +36 V


#### APPLICATIONS

Analog input/output modules Process control/distributed control systems Data acquisition Instrumentation Avionics Automatic test equipment Communication systems Relay replacement

# Fault Protection and Detection, 10 $\Omega$ R<sub>on</sub>, Quad SPST Switches

### ADG5412F/ADG5413F

### FUNCTIONAL BLOCK DIAGRAMS



**GENERAL DESCRIPTION** 

The ADG5412F and ADG5413F contain four independently controlled single-pole/single-throw (SPST) switches. The ADG5412F has four switches that turn on with Logic 1 inputs. The ADG5413F has two switches that turn on and two switches that turn off with Logic 1 inputs. Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. The digital inputs are compatible with 3 V logic inputs over the full operating supply range.

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any Sx pin exceed  $V_{DD}$  or  $V_{SS}$  by a threshold voltage,  $V_T$ , the switch turns off. Input signal levels up to +55 V or -55 V relative to ground are blocked, in both the powered and unpowered condition.

The low on resistance of these switches, combined with on-resistance flatness over a significant portion of the signal range make them an ideal solution for data acquisition and gain switching applications where excellent linearity and low distortion are critical.

### **PRODUCT HIGHLIGHTS**

- 1. Source pins are protected against voltages greater than the supply rails, up to -55 V and +55 V.
- 2. Source pins are protected against voltages between -55 V and +55 V in an unpowered state.
- 3. Overvoltage detection with digital output indicates operating state of switches.
- 4. Trench isolation guards against latch-up.
- 5. Optimized for low on resistance and on-resistance flatness.
- 6. The ADG5412F/ADG5413F can be operated from a dual supply of ±5 V up to ±22 V or a single power supply of 8 V up to 44 V.

#### Rev. B

**Document Feedback** 

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

### TABLE OF CONTENTS

Features
Applications1
Functional Block Diagrams1
General Description
Product Highlights 1
Revision History
Specifications
±15 V Dual Supply
±20 V Dual Supply5
12 V Single Supply7
36 V Single Supply9
Continuous Current per Channel, Sx or Dx11
Absolute Maximum Ratings12
ESD Caution12
Pin Configurations and Function Descriptions
Typical Performance Characteristics

### **REVISION HISTORY**

3
5
7
9
25

### 3/15—Rev. 0 to Rev. A

Added 16-Lead LFCSP	Universal
Changes to Drain Leakage Current, I <sub>D</sub> /With Overvolt	age
Parameter, Table 3	7
Changes to Drain Leakage Current, ID/With Overvolt	age
Parameter, Table 4	9

Test Circuits	19
Terminology	23
Theory of Operation	25
Switch Architecture	25
Fault Protection	26
Applications Information	27
Power Supply Rails	27
Power Supply Sequencing Protection	27
Signal Range	27
Low Impedance Channel Protection	27
High Voltage Surge Suppression	27
Intelligent Fault Detection	27
Large Voltage, High Frequency Signals	27
Outline Dimensions	28
Ordering Guide	28

Changes to Table 6	12
Added Figure 4, Renumbered Sequentially	13
Changes to Table 7	13
Changes to Figure 19	16
Changes to Figure 35	19
Changes to Figure 50	25
Changes to Applications Information Section	27
Updated Outline Dimensions	28
Changes to Ordering Guide	28

7/14—Revision 0: Initial Version

### **SPECIFICATIONS**

### ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu\text{F},$  unless otherwise noted.

#### Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 13.5 \text{ V}, \text{ V}_{SS} = -13.5 \text{ V}, \text{ see Figure 32}$
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	10			Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -10 mA$
	11.2	14	16.5	Ωmax	
	9.5		10.5	Ωtyp	$V_{s} = \pm 9 V$ , $I_{s} = -10 mA$
	10.7	13.5	16	Ωmax	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.05			Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -10 mA$
on hesistance material between channels, Anon	0.5	0.6	0.7	$\Omega \max$	v3 - ±10 v,13 - 10 m/v
	0.05	0.0	0.7	Ωtyp	$V_{s} = \pm 9 V$ , $I_{s} = -10 mA$
	0.35	0.5	0.5	Ωmax	vs = ± ) v, is = 10 m/
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	0.55	0.5	0.5	Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -10 mA$
On-Resistance Hatness, Relation)	0.0	1.1	1.1	Ωmax	$v_{5} = \pm 10 v_{7} + 5 = -10 + 11 A$
	0.9	1.1	1.1		$V_{s} = \pm 9 V$ , $I_{s} = -10 mA$
	0.1	0.5	0.5	Ω typ Ω max	$v_{5} = \pm 9 v_{7} i_{5} = -10 iiiA$
Threshold Valterre V		0.5	0.5		Coo Figure 20
Threshold Voltage, VT	0.7			V typ	See Figure 28
LEAKAGE CURRENTS					$V_{DD} = 16.5 V, V_{SS} = -16.5 V$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}$ , see Figure 33
	±1.5	±5.0	±21	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_s = \pm 10 V$ , $V_D = \mp 10 V$ , see Figure 33
	±1.5	±5.0	±18	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.3			nA typ	$V_{s} = V_{D} = \pm 10 V$ , see Figure 34
	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	μA typ	$V_{DD} = 16.5 V, V_{SS} = 16.5 V, GND = 0 V, V_S = \pm 55 V$ , see Figure 37
Power Supplies Grounded or Floating			±40	μA typ	$V_{DD} = 0 V$ or floating, $V_{SS} = 0 V$ or floating GND = 0 V, INx = 0 V or floating, $V_S = \pm 55 V$ , see Figure 38
Drain Leakage Current, I <sub>D</sub>					
With Overvoltage	±2.0			nA typ	$V_{DD} = 16.5 V$ , $V_{SS} = 16.5 V$ , $GND = 0 V$ , $V_S = \pm 55 V$ , see Figure 37
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V, V_S = \pm 55 V$ INx = 0 V, see Figure 38
	±30	±50	±100	nA max	-
Power Supplies Floating	±10	±10	±10	µA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_S$ = ±55 V, INx = 0 V, see Figure 38
DIGITAL INPUTS/OUTPUTS	1				
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, VINL			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	±0.7			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
. ,			±1.2	µA max	
	1			•	
Digital Input Capacitance. C <sub>IN</sub>	5.0				
Digital Input Capacitance, C <sub>IN</sub> Output Voltage High, V₀H	5.0 2.0			pF typ V min	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	400			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	495	525	550	ns max	V <sub>s</sub> = 10 V, see Figure 47
toff	410			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	510	545	555	ns max	Vs = 10 V, see Figure 47
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413F Only)	285			ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF$
			185	ns min	$V_{S1} = V_{S2} = 10 V$ , see Figure 46
Overvoltage Response Time, tresponse	460			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 41
	585	615	630	ns max	
Overvoltage Recovery Time, trecovery	720			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 42
	930	1050	1100	ns max	
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	$C_L = 10 \text{ pF}$ , see Figure 43
Interrupt Flag Recovery Time, tDIGREC	60		85	µs typ	$C_L = 10 \text{ pF}$ , see Figure 44
	600			ns typ	$C_L = 10 \text{ pF}, R_{PULLUP} = 1 \text{ k}\Omega$ , see Figure 45
Charge Injection, QINJ	-680			pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 48
Off Isolation	-70			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 1 MHz$ , see Figure 3
Channel-to-Channel Crosstalk	-90			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 1 MHz$ , see Figure 3
Total Harmonic Distortion Plus Noise, THD + N	0.0015			% typ	$R_L$ = 10 k $\Omega$ , $V_S$ = 15 V p-p, f = 20 Hz to 20 kHz, see Figure 40
–3 dB Bandwidth	270			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 39
Insertion Loss	-0.72			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 1 MHz$ , see Figure 3
C <sub>s</sub> (Off)	13			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	12			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	24			pF typ	$V_{s} = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{GND} = 0 \text{ V},$
					digital inputs = 0 V, 5 V, or $V_{DD}$
Normal Mode					
lod	0.9			mA typ	
	1.2		1.3	mA max	
Ignd	0.4			mA typ	
	0.55		0.6	mA max	
lss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_s = \pm 55 V$
I <sub>DD</sub>	1.2			mA typ	
	1.6		1.8	mA max	
Ignd	0.8			mA typ	
	1.0		1.1	mA max	
lss	0.5			mA typ	
	1.0		1.8	mA max	
V <sub>DD</sub> /V <sub>SS</sub>			±5	V min	GND = 0 V
		1	±22	V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

### ±20 V DUAL SUPPLY

 $V_{\text{DD}}$  = 20 V  $\pm$  10%,  $V_{\text{SS}}$  = –20 V  $\pm$  10%, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu\text{F}$  unless otherwise noted.

### Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 18 V, V_{SS} = -18 V, see Figure 32$
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	10			Ωtyp	$V_s = \pm 15 V$ , $I_s = -10 mA$
	11.5	14.5	16.5	Ωmax	
	9.5			Ωtyp	$V_s = \pm 13.5 V$ , $I_s = -10 mA$
	11	14	16.5	Ωmax	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.05			Ωtyp	$V_s = \pm 15 V$ , $I_s = -10 mA$
	0.35	0.5	0.5	Ωmax	
	0.05			Ωtyp	$V_s = \pm 13.5 \text{ V}, I_s = -10 \text{ mA}$
	0.35	0.5	0.5	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	1.0			Ωtyp	$V_s = \pm 15 V$ , $I_s = -10 mA$
	1.4	1.5	1.5	Ωmax	
	0.1			Ωtyp	$V_s = \pm 13.5 \text{ V}, I_s = -10 \text{ mA}$
	0.4	0.5	0.5	Ωmax	
Threshold Voltage, V⊤	0.7			V typ	See Figure 28
LEAKAGE CURRENTS					$V_{DD} = 22 V, V_{SS} = -22 V$
Source Off Leakage, I <sub>s</sub> (Off)	±0.1			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}$ , see Figure 33
	±1.5	±5.0	±21	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_s = \pm 15 V$ , $V_D = \mp 15 V$ , see Figure 33
	±1.5	±5.0	±18	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>s</sub> (On)	±0.3			nA typ	$V_s = V_D = \pm 15 V$ , see Figure 34
	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	µA typ	$V_{DD} = 22 V$ , $V_{SS} = -22 V$ , $GND = 0 V$ , $V_{S} = \pm 55 V$ , see Figure 37
Power Supplies Grounded or Floating			±40	μA typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating, GND = 0 V, INx = 0 V or floating, V <sub>S</sub> = ±55 V, see Figure 38
Drain Leakage Current, ID					
With Overvoltage	±5.0			nA typ	$V_{DD} = +22 V$ , $V_{SS} = -22 V$ , $GND = 0 V$ , $V_{S} = \pm 55 V$ , see Figure 37
	±1.0	±1.0	±1.0	μA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V, V_S = \pm 55$ V, INx = 0 V, see Figure 38
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	µA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_S$ = ±55 V, INx = 0 V, see Figure 38
DIGITAL INPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.7			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			1.2	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5.0			pF typ	
Output Voltage High, V <sub>OH</sub>	2.0			V min	
Output Voltage Low, Vo∟	0.8			V max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	400			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	500	530	555	ns max	V <sub>s</sub> = 10 V, see Figure 47
toff	415			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	515	550	565	ns max	V <sub>s</sub> = 10 V, see Figure 47
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413F Only)	295			ns typ	$R_L=300~\Omega,~C_L=35~pF$
			200	ns min	$V_{S1} = V_{S2} = 10 V$ , see Figure 46
Overvoltage Response Time, tresponse	370			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 41
	480	500	515	ns max	
Overvoltage Recovery Time, tRECOVERY	840			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 42
	1200	1400	1700	ns max	
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	C <sub>L</sub> = 10 pF, see Figure 43
Interrupt Flag Recovery Time, t <sub>DIGREC</sub>	60		85	µs typ	$C_{L} = 10 \text{ pF}$ , see Figure 44
	600			ns typ	$C_L = 10 \text{ pF}, \text{R}_{\text{PULLUP}} = 1 \text{ k}\Omega$ , see Figure 4
Charge Injection, Q <sub>INJ</sub>	-640			pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 48
Off Isolation	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 35
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 36
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 20 \text{ V p-p}$ , $f = 20 \text{ Hz to}$ 20 kHz, see Figure 40
–3 dB Bandwidth	270			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 39
Insertion Loss	-0.73			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 39
Cs (Off)	12			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	11			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	23			pF typ	$V_{s} = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD}$ = 22 V, $V_{SS}$ = -22 V, digital inputs = 0 V, 5 V, or $V_{DD}$
Normal Mode					
I <sub>DD</sub>	0.9			mA typ	
	1.2		1.3	mA max	
I <sub>GND</sub>	0.4			mA typ	
	0.55		0.6	mA max	
lss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_s = \pm 55 V$
lod	1.2			mA typ	
	1.6		1.8	mA max	
I <sub>GND</sub>	0.8			mA typ	
	1.0		1.1	mA max	
lss	0.5			mA typ	
	1.0		1.8	mA max	
V <sub>DD</sub> /V <sub>SS</sub>			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

### **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu\text{F}$  unless otherwise noted.

### Table 3.

Parameter	+25°C	–40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 10.8 V$ , $V_{SS} = 0 V$ , see Figure 32
Analog Signal Range			0 V to V <sub>DD</sub>	v	
On Resistance, R <sub>ON</sub>	22			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -10 mA$
	24.5	31	37	Ωmax	
	10			Ωtyp	$V_s = 3.5 V$ to 8.5 V, $I_s = -10 mA$
	11.2	14	16.5	Ωmax	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.05			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -10 mA$
	0.5	0.6	0.7	Ωmax	
	0.05			Ωtyp	$V_s = 3.5 V$ to 8.5 V, $I_s = -10 mA$
	0.5	0.6	0.7	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	12.5			Ωtyp	$V_{s} = 0 V$ to 10 V, $I_{s} = -10 mA$
, <u> </u>	14.5	19	23	Ωmax	
	0.6	-	-	Ωtyp	$V_s = 3.5 V$ to 8.5 V, $I_s = -10 mA$
	0.9	1.1	1.3	Ωmax	, , , , , , , , , , , , , , , , , , ,
Threshold Voltage, V⊤	0.7			V typ	See Figure 28
LEAKAGE CURRENTS	•				$V_{DD} = 13.2 V, V_{SS} = 0 V$
Source Off Leakage, I <sub>s</sub> (Off)	±0.1			nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V}, \text{ see}$ Figure 33
	±1.5	±5.0	±21	nA max	5
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_{\text{S}}$ = 1 V/10 V, $V_{\text{D}}$ = 10 V/1 V, see Figure 33
	±1.5	±5.0	±18	nA max	-
Channel On Leakage, I <sub>D</sub> (On), I <sub>s</sub> (On)	±0.3			nA typ	$V_s = V_D = 1 \text{ V}/10 \text{ V}$ , see Figure 34
	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	μA typ	$V_{DD} = 13.2 V$ , $V_{SS} = 0 V$ , $GND = 0 V$ , $V_{S} = \pm 55 V$ , see Figure 37
Power Supplies Grounded or Floating			±40	μA typ	$V_{DD} = 0 V \text{ or floating}, V_{SS} = 0 V \text{ or floating}, GND = 0 V, INx = 0 V \text{ or floating}, V_S = \pm 55 V, see Figure 38$
Drain Leakage Current, ID					
With Overvoltage	±2.0			nA typ	$V_{DD} = 13.2 V, V_{SS} = 0 V,$ $GND = 0 V, V_S = \pm 55 V, see$ Figure 37
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 V, V_{SS} = 0 V, GND = 0 V, V_{S} = \pm 55 V, INx = 0 V, see Figure 38$
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	μA typ	$V_{DD} = floating, V_{SS} = floating, GND = 0 V, V_S = \pm 55 V, INx = 0 V, see Figure 38$
DIGITAL INPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.7		1.2	μA typ μA max	$V_{\text{IN}} = V_{\text{GND}} \text{ or } V_{\text{DD}}$
Digital Input Capacitance, C <sub>IN</sub>	5.0			pF typ	
Output Voltage High, V <sub>OH</sub>	2.0			V min	
	0.8	1	1	V max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	400			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	485	515	540	ns max	$V_s = 8 V$ , see Figure 47
toff	375			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	460	495	520	ns max	$V_s = 8 V$ , see Figure 47
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413F Only)	260			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
·			170	ns min	$V_{s1} = V_{s2} = 8 V$ , see Figure 46
Overvoltage Response Time, tresponse	560			ns typ	$R_{L} = 1 \text{ k}\Omega$ , $C_{L} = 2 \text{ pF}$ , see Figure 4
	660	700	720	ns max	
Overvoltage Recovery Time, trecovery	640			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 4
5 ,	800	865	960	ns max	
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	C∟ = 10 pF, see Figure 43
Interrupt Flag Recovery Time, t <sub>DIGREC</sub>	60		85	μs typ	$C_{L} = 10 \text{ pF}$ , see Figure 44
	600			ns typ	$C_L = 10 \text{ pF}, R_{PULLUP} = 1 \text{ k}\Omega$ , see Figure 45
Charge Injection, QINJ	-340			pC typ	$V_s = 6 V, R_s = 0 \Omega, C_L = 1 nF$ , see Figure 48
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 35
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 36
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L = 10$ kΩ, V <sub>s</sub> = 6 V p-p, f = 20 H to 20 kHz, see Figure 40
–3 dB Bandwidth	270			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 3
Insertion Loss	-0.74			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 39
C <sub>s</sub> (Off)	16			pF typ	$V_{s} = 6 V, f = 1 MHz$
C <sub>D</sub> (Off)	15			pF typ	$V_{s} = 6 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	25			pF typ	$V_{s} = 6 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{\text{DD}} = 13.2 \text{ V}, V_{\text{SS}} = 0 \text{ V}, \text{ digital}$ inputs = 0 V, 5 V, or V_{\text{DD}}
Normal Mode					
lod	0.9			mA typ	
	1.2		1.3	mA max	
	0.4			mA typ	
	0.55		0.6	mA max	
lss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_s = \pm 55 V$
lod	1.2			mA typ	
	1.6		1.8	mA max	
	0.8			mA typ	
	1.0		1.1	mA max	
lss	0.5			mA typ	Digital inputs = 5 V
	1.0		1.8	mA max	$V_{\rm S} = \pm 55 \text{ V}, V_{\rm D} = 0 \text{ V}$
V <sub>DD</sub>			8	V min	GND = 0V
			44	V max	GND = 0V GND = 0V

<sup>1</sup> Guaranteed by design; not subject to production test.

### **36 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 36 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu\text{F}$  unless otherwise noted.

### Table 4.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 32.4 V, V_{SS} = 0 V$ , see Figure 32
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, R <sub>on</sub>	22			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -10 \text{ mA}$
	24.5	31	37	Ωmax	
	10			Ωtyp	$V_s = 4.5 V$ to 28 V, $I_s = -10 \text{ mA}$
	11	14	16.5	Ωmax	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.05			Ωtyp	$V_{s} = 0 V$ to 30 V, $I_{s} = -10 \text{ mA}$
	0.5	0.6	0.7	$\Omega$ max	
	0.05			Ωtyp	$V_{s} = 4.5 V$ to 28 V, $I_{s} = -10 \text{ mA}$
	0.35	0.5	0.5	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	12.5			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -10 \text{ mA}$
	14.5	19	23	Ωmax	
	0.1			Ωtyp	$V_{s} = 4.5 V$ to 28 V, $I_{s} = -10 \text{ mA}$
	0.4	0.5	0.5	Ωmax	
Threshold Voltage, V <sub>T</sub>	0.7			V typ	See Figure 28
LEAKAGE CURRENTS					$V_{DD} = 39.6 V, V_{SS} = 0 V$
Source Off Leakage, $I_S$ (Off)	±0.1			nA typ	$V_{\rm S} = 1  V/30  V$ , $V_{\rm D} = 30  V/1  V$ , see Figure 33
	±1.5	±5.0	±21	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_{\rm S} = 1 \text{ V}/30 \text{ V}, V_{\rm D} = 30 \text{ V}/1 \text{ V}$ , see Figure 33
	±1.5	±5.0	±18	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>s</sub> (On)	±0.3			nA typ	$V_{s} = V_{D} = 1 \text{ V}/30 \text{ V}$ , see Figure 34
	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	µА tур	V <sub>DD</sub> = 39.6 V, V <sub>SS</sub> = 0 V, GND = 0 V, V <sub>S</sub> = +55 V, -40 V, see Figure 37
Power Supplies Grounded or Floating			±40	μA typ	$\label{eq:VDD} \begin{array}{l} V_{DD} = 0 \ V \ or \ floating, \ V_{SS} = 0 \ V \ or \\ floating, \ GND = 0 \ V, \ INx = 0 \ V \ or \\ floating, \ V_S = +55 \ V, -40 \ V, \ see \ Figure \ 38 \end{array}$
Drain Leakage Current, ID					
With Overvoltage	±2.0			nA typ	$V_{DD} = 39.6 V, V_{SS} = 0 V,$ GND = 0 V, V <sub>S</sub> = +55 V, -40 V, see Figure 37
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$ V_{\text{DD}} = 0 \text{ V}, V_{\text{SS}} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, V_{\text{S}} = +55 \\ \text{V}, -40 \text{ V}, \text{ INx} = 0 \text{ V}, \text{ see Figure 38} $
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	µА tур	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_S$ = +55 V, -40 V, INx = 0 V, see Figure 38
DIGITAL INPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, VINL			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.7		1.2	μA typ μA max	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Digital Input Capacitance, C <sub>IN</sub>	5.0			pF typ	
Output Voltage High, Vон	2.0			V min	
Output Voltage Low, Vol	0.8			V max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	400			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	490	520	545	ns max	V <sub>s</sub> = 18 V, see Figure 47
toff	375			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	460	485	510	ns max	Vs = 18 V, see Figure 47
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413F Only)	285			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			195	ns min	$V_{S1} = V_{S2} = 18 V$ , see Figure 46
Overvoltage Response Time, tresponse	250			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 41
	350	360	375	ns max	
Overvoltage Recovery Time, tRECOVERY	1500			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 42
	2000	2300	2700	ns max	
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	C∟ = 10 pF, see Figure 43
Interrupt Flag Recovery Time, t <sub>DIGREC</sub>	60		85	μs typ	$C_{L} = 10 \text{ pF}$ , see Figure 44
	600			ns typ	$C_L = 10 \text{ pF}, R_{PULLUP} = 1 \text{ k}\Omega$ , see Figure 4
Charge Injection, Q <sub>INJ</sub>	-610			pC typ	$V_s = 18 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ , see Figure 48
Off Isolation	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 35
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 36
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 18 \text{ V} \text{ p-p}$ , $f = 20 \text{ Hz}$ to 20 kHz, see Figure 40
–3 dB Bandwidth	270			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 39
Insertion Loss	-0.75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 39
Cs (Off)	12			pF typ	$V_{s} = 18 V, f = 1 MHz$
C <sub>D</sub> (Off)	11			pF typ	$V_{s} = 18 V, f = 1 MHz$
C <sub>D</sub> (On), C <sub>s</sub> (On)	23			pF typ	$V_s = 18 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{\text{DD}}$ = 39.6 V, $V_{\text{SS}}$ = 0 V, digital inputs = 0 V, 5 V, or $V_{\text{DD}}$
Normal Mode					
I <sub>DD</sub>	0.9			mA typ	
	1.2		1.3	mA max	
I <sub>GND</sub>	0.4			mA typ	
	0.55		0.6	mA max	
I <sub>SS</sub>	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_{s} = +55 V, -40 V$
ldd	1.2			mA typ	
	1.6		1.8	mA max	
GND	0.8			mA typ	
	1.0		1.1	mA max	
lss	0.5			mA typ	
	1.0		1.8	mA max	
V <sub>DD</sub>			8	V min	GND = 0V
			44	V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

### CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Table 5.					
Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
16-LEAD TSSOP					
$\theta_{JA} = 112.6^{\circ}C/W$	83	59	39	mA max	$V_{S} = V_{SS} + 4.5 V$ to $V_{DD} - 4.5 V$
	64	48	29	mA max	$V_{S} = V_{SS} \text{ to } V_{DD}$
16-LEAD LFCSP					
$\theta_{JA} = 30.4^{\circ}C/W$	152	99	61	mA max	$V_{S} = V_{SS} + 4.5 V$ to $V_{DD} - 4.5 V$
	118	80	52	mA max	$V_{S} = V_{SS} \text{ to } V_{DD}$

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 6.

Parameter	Rating	
V <sub>DD</sub> to V <sub>SS</sub>	48 V	
V <sub>DD</sub> to GND	–0.3 V to +48 V	
Vss to GND	–48 V to +0.3 V	
Sx Pins	–55 V to +55 V	
Sx to V <sub>DD</sub> or V <sub>SS</sub>	80 V	
$V_s$ to $V_D$	80 V	
Dx Pins <sup>1</sup>	V <sub>ss</sub> – 0.7 V to V <sub>DD</sub> + 0.7 V or 30 mA, whichever occurs first	
Digital Inputs	GND – 0.7 V to +48 V or 30 mA, whichever occurs first	
Peak Current, Sx or Dx Pins	288 mA (pulsed at 1 ms, 10% duty cycle maximum)	
Continuous Current, Sx or Dx Pins	Data <sup>2</sup> + 15%	
Digital Output	GND – 0.7 V to 6 V or 30 mA, whichever occurs first	
Operating Temperature Range	-40°C to +125°C	
Storage Temperature Range	–65°C to +150°C	
Junction Temperature	150°C	
Thermal Impedance, $\theta_{JA}$		
16-Lead TSSOP (4-Layer Board)	112.6°C/W	
16-Lead LFCSP (4-Layer Board)	30.4°C/W	
Reflow Soldering Peak Temperature, Pb-Free	As per JEDEC J-STD-020	
ESD (HBM: ANSI/ESD STM5.1-2007)		
I/O Port to Supplies	5.5 kV	
I/O Port to I/O Port	5.5 kV	
All Other Pins	5.5 kV	

<sup>1</sup> Overvoltages at the Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

<sup>2</sup> See Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



#### **Table 7. Pin Function Descriptions**

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	IN1	Logic Control Input.
2	16	D1	Drain Terminal. This pin can be an input or an output.
3	1	S1	Overvoltage Protected Source Terminal. This pin can be an input or an output.
4	2	Vss	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Overvoltage Protected Source Terminal. This pin can be an input or an output.
7	5	D4	Drain Terminal. This pin can be an input or an output.
8	6	IN4	Logic Control Input.
9	7	IN3	Logic Control Input.
10	8	D3	Drain Terminal. This pin can be an input or an output.
11	9	S3	Overvoltage Protected Source Terminal. This pin can be an input or an output.
12	10	FF	Fault Flag Digital Output. This pin has a high output when the device is in normal operation or a low when a fault condition occurs on any of the Sx inputs.
13	11	V <sub>DD</sub>	Most Positive Power Supply Potential.
14	12	S2	Overvoltage Protected Source Terminal. This pin can be an input or an output.
15	13	D2	Drain Terminal. This pin can be an input or an output.
16	14	IN2	Logic Control Input.
	EP	Exposed Pad	The exposed pad is internally connected. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be connected to the lowest supply voltage, V <sub>ss</sub> .

#### Table 8. ADG5412F Truth Table

INx	Switch Condition (S1 to S4)
1	On
0	Off

#### Table 9. ADG5413F Truth Table

	Switch Condition		
INx	S1, S4	S2, S3	
0	Off	On	
_1	On	Off	

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 5. Row as a Function of Vs, VD (Dual Supply)




Figure 6. Ron as a Function of Vs, VD (12 V Single Supply)




Figure 7. Ron as a Function of Vs, VD (36 V Single Supply)




Figure 8. R<sub>ON</sub> as a Function of  $V_5$ ,  $V_D$  for Different Temperatures, ±15 V Dual Supply




Figure 9.  $R_{ON}$  as a Function of  $V_5$ , $V_D$  for Different Temperatures, ±20 V Dual Supply




Figure 10.  $R_{ON}$  as a Function of  $V_{S_{v}}V_{D}$  for Different Temperatures, 12 V Single Supply

### **Data Sheet**




Figure 11.  $R_{ON}$  as a Function of  $V_{s,V_D}$  for Different Temperatures, 36 V Single Supply




Figure 12. Leakage Current vs. Temperature,  $\pm 15$  V Dual Supply




Figure 13. Leakage Current vs. Temperature, ±20 V Dual Supply





Figure 14. Leakage Current vs. Temperature, 12 V Single Supply








Figure 16. Overvoltage Leakage Current vs. Temperature,  $\pm 15$  V Dual Supply




Figure 17. Overvoltage Leakage Current vs. Temperature,  $\pm 20$  V Dual Supply




Figure 18. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply






Figure 19. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply












Figure 22. Charge Injection vs. Source Voltage (Vs), Single Supply

### **Data Sheet**






Figure 23. Charge Injection vs. Source Voltage (Vs), Dual Supply








Figure 25. THD + N vs. Frequency,  $\pm 15$  V Dual Supply






Figure 26. Bandwidth vs. Frequency








Figure 29. Drain Output Response to Positive Overvoltage




Figure 30. Drain Output Response to Negative Overvoltage






Figure 31. Large Voltage Signal Tracking vs. Frequency

### **TEST CIRCUITS**





#### Figure 33. Off Leakage





Figure 34. On Leakage



#### Figure 35. Off Isolation






Figure 36. Channel-to-Channel Crosstalk








Figure 38. Switch Unpowered Leakage




Figure 39. Bandwidth







Figure 40. THD + N





12472-041






Figure 45. Interrupt Flag Recovery Time,  $t_{DIGREC}$ , with a 1 k $\Omega$  Pull-Up Resistor




Figure 46. Break-Before-Make Time Delay, t<sub>D</sub>




Figure 47. Switching Times, ton and toFF




Figure 48. Charge Injection, Q<sub>INJ</sub>

### TERMINOLOGY

#### $\mathbf{I}_{\mathrm{DD}}$

IDD represents the positive supply current.

### Iss

Iss represents the negative supply current.

### VD, Vs

 $V_D$  and  $V_S$  represent the analog voltage on the Dx pins and the Sx pins, respectively.

### Ron

 $R_{\mbox{\scriptsize ON}}$  represents the ohmic resistance between the Dx pins and the Sx pins.

### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  represents the difference between the  $R_{\rm ON}$  of any two channels.

### R<sub>FLAT(ON)</sub>

 $R_{FLAT(ON)}$  is the flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

### Is (Off)

Is (Off) is the source leakage current with the switch off.

#### I<sub>D</sub> (Off)

 $I_D$  (Off) is the drain leakage current with the switch off.

### $I_D$ (On), $I_S$ (On)

 $I_{\rm D}$  (On) and  $I_{\rm S}$  (On) represent the channel leakage currents with the switch on.

### VINL

 $V_{\ensuremath{\text{INL}}}$  is the maximum input voltage for Logic 0.

#### VINH

 $V_{\text{INH}}$  is the minimum input voltage for Logic 1.

### I<sub>INL</sub>, I<sub>INH</sub>

 $I_{\rm INL}$  and  $I_{\rm INH}$  represent the low and high input currents of the digital inputs.

### C<sub>D</sub> (Off)

 $C_D$  (Off) represents the off switch drain capacitance, which is measured with reference to ground.

### C<sub>s</sub> (Off)

C<sub>s</sub> (Off) represents the off switch source capacitance, which is measured with reference to ground.

### $C_D$ (On), $C_s$ (On)

 $C_{\text{D}}$  (On) and  $C_{\text{S}}$  (On) represent on switch capacitances, which are measured with reference to ground.

#### CIN

 $C_{\ensuremath{\text{IN}}}$  is the digital input capacitance.

#### ton

 $t_{\rm ON}$  represents the delay between applying the digital control input and the output switching on (see Figure 47).

### ADG5412F/ADG5413F

#### toff

t<sub>OFF</sub> represents the delay between applying the digital control input and the output switching off (see Figure 47).

### t<sub>D</sub>

 $t_{\rm D}$  represents the off time measured between the 90% point of both switches when switching from one address state to another.

#### **t** digresp

 $t_{\text{DIGRESP}}$  is the time required for the FF pin to go low (0.3 V), measured with respect to voltage on the source pin exceeding the supply voltage by 0.5 V.

#### **t**<sub>DIGREC</sub>

 $t_{\text{DIGREC}}$  is the time required for the FF pin to return high, measured with respect to voltage on the Sx pin falling below the supply voltage plus 0.5 V.

#### **t**<sub>RESPONSE</sub>

 $t_{\text{RESPONSE}}$  represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to 90% of the supply voltage.

#### trecovery

 $t_{\text{RECOVERY}}$  represents the delay between an overvoltage on the Sx pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to 10% of the supply voltage.

#### **Off Isolation**

Off isolation is a measure of unwanted signal coupling through an off switch.

#### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Channel-to-Channel Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### -3 dB Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

### **On Response** On response is the frequency response of the on switch.

#### Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.

### Total Harmonic Distortion Plus Noise (THD + N)

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

### VT

 $V_{\rm T}$  is the voltage threshold at which the overvoltage protection circuitry engages. See Figure 28.

# THEORY OF OPERATION switch architecture

Each channel of the ADG5412F/ADG5413F consists of a parallel pair of N-channel diffused metal-oxide semiconductor (NDMOS) and P-channel DMOS (PDMOS) transistors. This construction provides excellent performance across the signal range. The ADG5412F/ADG5413F channels operate as standard switches when input signals with a voltage between V<sub>SS</sub> and V<sub>DD</sub> are applied. For example, the on resistance is 10  $\Omega$  typically and the appropriate control pin, INx, controls the opening or closing of the switch.

Additional internal circuitry enables the switch to detect overvoltage inputs by comparing the voltage on the source pin with  $V_{DD}$  and  $V_{SS}$ . A signal is considered overvoltage if it exceeds the supply voltages by the voltage threshold,  $V_T$ . The threshold voltage is typically 0.7 V, but can range from 0.8 V at  $-40^{\circ}$ C down to 0.6 V at  $+125^{\circ}$ C. See Figure 28 to see the change in  $V_T$  with operating temperature.

The maximum voltage that can be applied to any source input is +55 V or -55 V. When the device is powered using the single supply of 25 V or greater, the maximum signal level reduces from -55 V to -40 V at V<sub>DD</sub> = 40 V to remain within the 80 V maximum rating. Construction of the process allows the channel to withstand 80 V across the switch when it is opened. These overvoltage limits apply whether the power supplies are present or not.




Figure 49. Switch Channel and Control Function

When an overvoltage condition is detected on a source pin, the switch is automatically opened regardless of the digital logic state, INx. The source and drain pins both become high impedance and ensure that no current flows through the switch. In Figure 29, the voltage on the drain pin can be seen to follow the voltage on the source pin until the switch has turned off completely and the drain voltage discharges through the load. The maximum voltage on the drain is limited by the internal ESD diodes and the rate at which the output voltage discharges is dependent on the load at the pin. The ADG5412BF/ADG5413BF are pin-compatible devices that are overvoltage protected on both the source and drain pins.

During overvoltage conditions, the leakage current into and out of the source pins is limited to tens of microamperes and only nanoamperes for the drain pins. This limit protects the switch and connected circuitry from overstresses as well as restricting the current drawn from the signal source. When an overvoltage event occurs, the channels undisturbed by the overvoltage input continue to operate normally without additional crosstalk.

### ESD Performance

The ADG5412F/ADG5413F have an ESD rating of 5.5 kV for the human body model (HBM).

The drain pins have ESD protection diodes to the rails and the voltage at these pins must not exceed supply voltage. The source pins have specialized ESD protection that allow the signal voltage to reach  $\pm 55$  V regardless of supply voltage level. See Figure 49 for switch channel overview.

### **Trench** Isolation

In the ADG5412F and ADG5413F, an insulating oxide layer (trench) is placed between the NDMOS and the PDMOS transistors of each switch. Parasitic junctions, which occur between the transistors in junction-isolated switches, are eliminated, and the result is a switch that is latch-up immune under all circumstances. These devices pass a JESD78D latchup test of ±500 mA for 1 sec, which is the harshest test in the specification.




Figure 50. Trench Isolation