

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









CMOS, 1.8 V to 5.5 V/ \pm 2.5 V, 3 Ω Low Voltage 4-/8-Channel Multiplexers

Data Sheet

ADG708/ADG709

FEATURES

1.8 V to 5.5 V single supply ±2.5 V dual supply 3 Ω on resistance 0.75Ω on resistance flatness 100 pA leakage currents 14 ns switching times Single 8-to-1 multiplexer ADG708 Differential 4-to-1 multiplexer ADG709 16-lead TSSOP package Low power consumption TTL-/CMOS-compatible inputs **Qualified for automotive applications**

APPLICATIONS

Data acquisition systems Communication systems Relay replacement Audio and video switching **Battery-powered systems**

GENERAL DESCRIPTION

The ADG708/ADG709 are low voltage, CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG708 switches one of eight inputs (S1 to S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG709 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched off.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG708/ADG709 ideal for batterypowered, portable instruments. All channels exhibit breakbefore-make switching action preventing momentary shorting when switching channels.

These switches are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, and leakage currents.

On resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies.

The ADG708/ADG709 are available in a 16-lead TSSOP.

Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS





Figure 1.



PRODUCT HIGHLIGHTS

- Single-/dual-supply operation. The ADG708/ADG709 are fully specified and guaranteed with 3 V and 5 V single-supply and ±2.5 V dual-supply rails.
- Low R_{ON} (3 Ω typical).
- Low power consumption ($<0.01 \mu W$).
- Guaranteed break-before-make switching action.
- Small 16-lead TSSOP package.

TABLE OF CONTENTS

Features	Truth Tables	11
Applications1	Typical Performance Characteristics	12
General Description1	Test Circuits	15
Functional Block Diagrams1	Terminology	18
Product Highlights	Applications Information	19
Revision History	Power Supply Sequencing	19
Specifications	Outline Dimensions	20
Dual Supply7	Ordering Guide	20
Absolute Maximum Ratings9	Automotive Products	20
ESD Caution9		
Pin Configurations and Function Descriptions10		
REVISION HISTORY 9/14-Rev. D to Rev. E	8/06-Rev. A to Rev. B	
Changes to Ordering Guide20	Updated FormatU	Jniversal
1/13-Rev. C to Rev. D	Changes to Absolute Maximum Ratings Section	10
Changes to Ordering Guide	Changes to Ordering Guide	
4/09-Rev. B to Rev. C	4/02—Rev. 0 to Rev. A	
Changes to Table 1 3 Changes to Table 2 5 Changes to Table 3 7 Moved Truth Tables Section 11 Changes to Figure 7, Figure 8, and Figure 9 12 Changes to Figure 13 and Figure 14 13 Moved Terminology Section 18	Edits to Features and Product Highlights Change to Specifications Edits to Absolute Maximum Ratings Notes Edits to TPCs 2, 5, 6–9, 11, and 15 Edits to Test Circuits 9 and 10 Addition of Test Circuit 11	2-4 5 7-9
Changes to Ordering Guide20	10/00 Pavicion 0. Initial Varcion	

SPECIFICATIONS

 V_{DD} = 5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 1.

		B Version	1		C Version	n		
		-40°C to	−40°C to		−40°C to	−40°C to		Test Conditions/
Parameter	+25℃	+85°C	+125°C	+25°C	+85°C	+125°C	Unit	Comments
ANALOG SWITCH		01//	0)//			01//		
Analog Signal Range		0 V to	0 V to			0 V to	V	
On Resistance (R _{ON})	3			3			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ see Figure 20
	4.5	5	7	4.5	5	7	Ωmax	
On Resistance Match Between Channels (ΔR_{ON})	0.4			0.4			Ωtyp	
		8.0	1.5		0.8	1.5	Ω max	$V_S = 0 V \text{ to } V_{DD}$, $I_{DS} = 10 \text{ mA}$
On Resistance Flatness $(R_{FLAT (ON)})$	0.75			0.75			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
		1.2	1.65		1.2	1.65	Ω max	
LEAKAGE CURRENTS								$V_{DD} = 5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			±0.01			nA typ	$V_D = 4.5 \text{ V/1 V, V}_S = 1 \text{ V/4.5 V;}$ see Figure 21
		±20	±20	±0.1	±0.3	±1	nA max	
Drain Off Leakage, I _D (Off)	±0.01			±0.01			nA typ	$V_D = 4.5 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/4.5 \text{ V};$ see Figure 22
		±20	±20	±0.1	±0.75	±6	nA max	
Channel On Leakage, I _D , I _S (On)	±0.01			±0.01			nA typ	$V_D = V_S = 1 \text{ V or } 4.5 \text{ V};$ see Figure 23
		±20	±20	±0.1	±0.75	±6	nA max	
DIGITAL INPUTS								
Input High Voltage, V _{INH}			2.4			2.4	V min	
Input Low Voltage, V _{INL}			0.8			8.0	V max	
Input Current								
linl or linh	0.005			0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1			±0.1	μA max	
Digital Input Capacitance, C _{IN}	2			2			pF typ	
DYNAMIC CHARACTERISTICS ¹								
transition	14			14			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; see Figure 24
		25	25		25	25	ns max	$V_{S1} = 3 \text{ V}/0 \text{ V}, V_{S8} = 0 \text{ V}/3 \text{ V}$
Break-Before-Make Time Delay, t _{OPEN}	8			8			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		1	1		1	1	ns min	$V_S = 3 V$; see Figure 25
t _{on} (EN)	14			14			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		25	25		25	25	ns max	$V_S = 3 V$; see Figure 26
t _{OFF} (EN)	7			7			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		12	12		12	12	ns max	$V_s = 3 V$; see Figure 26
Charge Injection	±3			±3			pC typ	$V_S = 2.5 \text{ V}, R_S = 0 \Omega,$ $C_L = 1 \text{ nF}; See Figure 27}$
Off Isolation	-60			-60			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80			-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz; see Figure 28

		B Versior	1		C Version	1		
Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/ Comments
Channel-to-Channel Crosstalk	-60			-60			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80			-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 29
–3 dB Bandwidth	55			55			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 30
C _s (Off)	13			13			pF typ	f = 1 MHz
C _D (Off)								
ADG708	85			85			pF typ	f = 1 MHz
ADG709	42			42			pF typ	f = 1 MHz
C_D , C_S (On)								
ADG708	96			96			pF typ	f = 1 MHz
ADG709	48			48			pF typ	f = 1 MHz
POWER REQUIREMENTS								$V_{DD} = 5.5 \text{ V}$
I_{DD}	0.001			0.001			μA typ	Digital inputs = 0 V or 5.5 V
		1.0	1.0		1.0	1.0	μA max	

 $^{^{\}rm 1}$ Guaranteed by design, not subject to production test.

 $V_{\rm DD}$ = 3 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

		B Version	1		C Version	1		
Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/ Comments
ANALOG SWITCH	+25 C	+65 C	+125 C	+25 C	+63 C	+125 C	Ollit	Comments
Analog Signal Range			0 V to V _{DD}			0 V to V _{DD}	V	
On Resistance (R _{ON})	8		- 55	8		- 55	Ωtyp	$V_S = 0 \text{ V to V}_{DD}$, $I_{DS} = 10 \text{ mA}$; see Figure 20
	11	12	14	11	12	14	Ω max	
On Resistance Match Between Channels (ΔR_{ON})	0.4			0.4			Ωtyp	$V_S = 0 V \text{ to } V_{DD},$ $I_{DS} = 10 \text{ mA}$
		1.2	2		1.2	2	Ω max	
LEAKAGE CURRENTS								$V_{DD} = 3.3 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			±0.01			nA typ	$V_S = 3 \text{ V/1 V, V}_D = 1 \text{ V/3 V;}$ see Figure 21
		±20	±20	±0.1	±0.3	±1	nA max	
Drain Off Leakage, I _D (Off)	±0.01			±0.01			nA typ	$V_S = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V};$ see Figure 22
		±20	±20	±0.1	±0.75	±6	nA max	
Channel On Leakage, I _D , I _S (On)	±0.01			±0.01			nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$ see Figure 23
		±20	±20	±0.1	±0.75	±6	nA max	
DIGITAL INPUTS								
Input High Voltage, V _{INH}			2.0			2.0	V min	
Input Low Voltage, V _{INL} Input Current			0.8			0.8	V max	
I _{INL} or I _{INH}	0.005			0.005			μA typ	V _{IN} = V _{INL} or V _{INH}
TINE OF TINE	0.005		±0.1	0.003		±0.1	μA max	VIN — VINE OF VINH
Digital Input Capacitance, C _{IN}	2		±0.1	2		±0.1	pF typ	
DYNAMIC CHARACTERISTICS ¹	_			_			P. 17P	
t _{transition}	18			18			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; see Figure 24
		30	30		30	30	ns max	$V_{S1} = 2 V/0 V, V_{S2} = 0 V/2 V$
Break-Before-Make Time Delay, t _{OPEN}	8			8			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		1	1		1	1	ns min	$V_S = 2 V$; see Figure 25
ton (EN)	18			18			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		30	30		30	30	ns max	$V_S = 2 V$; see Figure 26
t _{OFF} (EN)	8			8			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		15	15		15	15	ns max	$V_s = 2 V$; see Figure 26
Charge Injection	±3			±3			pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega,$ $C_L = 1 \text{ nF}; \text{ see Figure 27}$
Off Isolation	-60			-60			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80			-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz; see Figure 28
Channel-to-Channel Crosstalk	-60			-60			dB typ	$R_L = 50 \Omega, C_L = 5 pF,$ f = 10 MHz
	-80			-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz; see Figure 29
–3 dB Bandwidth	55			55			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 30

		B Version	1		C Version	n		
Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/ Comments
C _s (Off)	13			13			pF typ	f = 1 MHz
C _D (Off)								
ADG708	85			85			pF typ	f = 1 MHz
ADG709	42			42			pF typ	f = 1 MHz
C_D , C_S (On)								
ADG708	96			96			pF typ	f = 1 MHz
ADG709	48			48			pF typ	f = 1 MHz
POWER REQUIREMENTS								$V_{DD} = 3.3 \text{ V}$
I _{DD}	0.001			0.001			μA typ	Digital inputs = 0 V or 3.3 V
		1.0	1.0		1.0	1.0	μA max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

DUAL SUPPLY

 V_{DD} = 2.5 V \pm 10%, V_{SS} = -2.5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 3.

		B Version	n		C Version	n		
Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/ Comments
ANALOG SWITCH	+25 C	+65 C	+125 C	+25 C	+65 C	+125 C	Onit	Comments
			V _{SS} to V _{DD}			V _{SS} to V _{DD}	V	
Analog Signal Range On Resistance (R _{ON})	2.5		VSS LO VDD	2.5		VSS LO VDD	ν Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA;
								see Figure 20
	4.5	5	7	4.5	5	7	Ω max	
On Resistance Match Between Channels (ΔR_{ON})	0.4			0.4			Ωtyp	
		8.0	1.5		0.8	1.5	Ω max	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
On Resistance Flatness (R _{FLAT (ON)})	0.6			0.6			Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
		1.0	1.65		1.0	1.65	Ω max	
LEAKAGE CURRENTS								$V_{DD} = +2.75 \text{ V}, V_{SS} = -2.75 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			±0.01			nA typ	$V_S = +2.25 \text{ V}/-1.25 \text{ V},$ $V_D = -1.25 \text{ V}/+2.25 \text{ V};$
		. 20	. 20	. 0.1		. 4		see Figure 21
D:. O#11 1 (O#)		±20	±20	±0.1	±0.3	±1	nA max	V .225V/ 125V
Drain Off Leakage, I _D (Off)	±0.01			±0.01			nA typ	$V_S = +2.25 \text{ V}/-1.25 \text{ V},$ $V_D = -1.25 \text{ V}/+2.25 \text{ V};$ see Figure 22
		±20	±20	±0.1	±0.75	±6	nA max	Sec rigure 22
Channel On Leakage, ID, Is (On)	±0.01			±0.01	_0.75	_0	nA typ	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V};$ see Figure 23
		±20	±20	±0.1	±0.75	±6	nA max	
DIGITAL INPUTS								
Input High Voltage, V _{INH}			1.7			1.7	V min	
Input Low Voltage, V _{INL}			0.7			0.7	V max	
Input Current								
I _{INL} or I _{INH}	0.005			0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1			±0.1	μA max	
Digital Input Capacitance, C _{IN}	2			2			pF typ	
DYNAMIC CHARACTERISTICS ¹								
t transition	14			14			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; see Figure 24
		25	25		25	25	ns max	$V_S = 1.5 \text{ V/O V}$; see Figure 24
Break-Before-Make Time Delay, t _{OPEN}	8			8			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		1	1		1	1	ns min	$V_S = 1.5 V$; see Figure 25
ton (EN)	14			14			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		25	25		25	25	ns max	$V_S = 1.5 \text{ V}$; see Figure 26
t _{OFF} (EN)	8			8			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		15	15		15	15	ns max	$V_S = 1.5 \text{ V}$; see Figure 26
Charge Injection	±3			±3			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 27
Off Isolation	-60			-60			dB typ	$R_L = 50 \Omega, C_L = 5 pF,$ f = 10 MHz
	-80			-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz; see Figure 28

		B Versio	n		C Versio	n		
Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	+25°C	–40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/ Comments
Channel-to-Channel Crosstalk	-60			-60			dB typ	$R_L = 50 \Omega, C_L = 5 pF,$ f = 10 MHz
	-80			-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz; see Figure 29
–3 dB Bandwidth	55			55			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 30
C _s (Off)	13			13			pF typ	f = 1 MHz
C _D (Off)								
ADG708	85			85			pF typ	f = 1 MHz
ADG709	42			42			pF typ	f = 1 MHz
C_D , C_S (On)								
ADG708	96			96			pF typ	f = 1 MHz
ADG709	48			48			pF typ	f = 1 MHz
POWER REQUIREMENTS								$V_{DD} = 2.75 \text{ V}$
I_{DD}	0.001			0.001			μA typ	Digital inputs = 0 V or 2.75 \
		1.0	1.0		1.0	1.0	μA max	
I _{SS}	0.001			0.001			μA typ	$V_{SS} = -2.75 \text{ V}$
		1.0	1.0		1.0	1.0	μA max	Digital inputs = 0 V or 2.75

¹ Guaranteed by design not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Table 1.	
Parameter	Rating
V_{DD} to V_{SS}	7 V
V _{DD} to GND	−0.3 V to +7 V
V _{SS} to GND	+0.3 V to -3.5 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Digital Inputs ¹	-0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Maximum)	100 mA
Continuous Current, S or D	30 mA
Operating Temperature	
Industrial Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
TSSOP Package, Power Dissipation	432 mW
θ_{JA} Thermal Impedance	150.4°C/W
θ_{JC} Thermal Impedance	27.6°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Vapor Phase (60 sec)	

 $^{^{\}rm 1}$ Overvoltages at A, EN, S, or D are clamped by internal codes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. ADG708 Pin Configuration




Figure 4. ADG709 Pin Configuration

Table 5. ADG708 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 7).
2	EN	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 7).
3	V_{SS}	Most Negative Power Supply Pin in Dual-Supply Applications. For single-supply applications, it should be tied to GND.
4	S1	Source Terminal. Can be an input or output.
5	S2	Source Terminal. Can be an input or output.
6	S3	Source Terminal. Can be an input or output.
7	S4	Source Terminal. Can be an input or output.
8	D	Drain Terminal. Can be an input or output.
9	S8	Source Terminal. Can be an input or output.
10	S7	Source Terminal. Can be an input or output.
11	S6	Source Terminal. Can be an input or output.
12	S5	Source Terminal. Can be an input or output.
13	V_{DD}	Most Positive Power Supply Pin.
14	GND	Ground (0 V) Reference.
15	A2	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 7).
16	A1	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 7).

Table 6. ADG709 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 8).
2	EN	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 8).
3	V _{SS}	Most Negative Power Supply Pin in Dual-Supply Applications. For single-supply applications, it should be tied to GND.
4	S1A	Source Terminal. Can be an input or output.
5	S2A	Source Terminal. Can be an input or output.
6	S3A	Source Terminal. Can be an input or output.
7	S4A	Source Terminal. Can be an input or output.
8	DA	Drain Terminal. Can be an input or output.
9	DB	Drain Terminal. Can be an input or output.
10	S4B	Source Terminal. Can be an input or output.
11	S3B	Source Terminal. Can be an input or output.
12	S2B	Source Terminal. Can be an input or output.
13	S1B	Source Terminal. Can be an input or output.
14	V_{DD}	Most Positive Power Supply Pin.
15	GND	Ground (0 V) Reference.
16	A1	Digital Input. Controls the configuration of the switch, as shown in the truth table (see Table 8).

TRUTH TABLES

Table 7. ADG708 Truth Table

A2	A1	A0	EN	Switch Condition
X ¹	X ¹	X ¹	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

 $^{^{1}}$ X = Don't care.

Table 8. ADG709 Truth Table

A1	A0	EN	On Switch Pair
X ¹	X ¹	0	None
0	0	1	1
0	1	1	2
1	0	1	3
_1	1	1	4

 $^{^{1}}$ X = Don't care.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 7. On Resistance as a Function of V_D (V_s) for Different Temperatures, Single Supply




Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




Figure 9. On Resistance as a Function of V_D (V_S) for Different Temperatures, Dual Supply




Figure 10. Leakage Currents as a Function of V_D (V_S)




Figure 11. Leakage Currents as a Function of V_D (V_S)




Figure 12. Leakage Currents as a Function of V_D (V_S)




Figure 13. Leakage Currents as a Function of Temperature




Figure 14. Leakage Currents as a Function of Temperature




Figure 15. Supply Current vs. Input Switching Frequency




Figure 16. Off Isolation vs. Frequency




Figure 17. Crosstalk vs. Frequency




Figure 18. On Response vs. Frequency




Figure 19. Charge Injection vs. Source Voltage

TEST CIRCUITS





Figure 20. On Resistance






Figure 21. Is (OFF)





Figure 23. I_D (ON)



*SIMILAR CONNECTION FOR ADG709.





Figure 24. Switching Time of Multiplexer, ttransition








Figure 25. Break-Before-Make Delay, topen





Figure 26. Enable Delay, ton (EN), toff (EN)



*SIMILAR CONNECTION FOR ADG709.

Figure 27. Charge Injection




Figure 28. Off Isolation




Figure 29. Channel-to-Channel Crosstalk

00041-029




Figure 30. Bandwidth

TERMINOLOGY

 V_{DD}

Most positive power supply potential.

 \mathbf{v}_{ss}

Most negative power supply in a dual-supply application. In single-supply applications, tie V_{SS} to ground at the device.

GND

Ground (0 V) reference.

S

Source terminal. Can be an input or output.

D

Drain terminal. Can be an input or output.

Ax

Logic control input.

EN

Active high enable.

RON

Ohmic resistance between D and S.

RELAT (ON)

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off)

Source leakage current with the switch off.

I_D (Off)

Drain leakage current with the switch off.

 I_D , I_S (On)

Channel leakage current with the switch on.

 $V_D(V_S)$

Analog voltage on Terminal D and Terminal S.

Cs (Off)

Off switch source capacitance. Measured with reference to ground.

C_D (Off)

Off switch drain capacitance. Measured with reference to ground.

 C_D , C_S (On)

On switch capacitance. Measured with reference to ground.

 C_{IN}

Digital input capacitance.

tTRANSITION

Delay time measured between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

ton (EN)

Delay time between the 50% and 90% points of the EN digital input and the switch on condition.

toff (EN)

Delay time between the 50% and 90% points of the EN digital input and the switch off condition.

t_{OPEN}

Off time measured between the 80% points of both switches when switching from one address state to another.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Charge

A measure of the glitch impulse transferred from injection of the digital input to the analog output during switching.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

On Loss

The loss due to the on resistance of the switch.

 V_{INI}

Maximum input voltage for Logic 0.

 V_{INH}

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$

Input current of the digital input.

 I_{DD}

Positive supply current.

Tee

Negative supply current.


APPLICATIONS INFORMATION

POWER SUPPLY SEQUENCING

When using CMOS devices, take care to ensure correct power supply sequencing. Incorrect power supply sequencing can result in the device being subjected to stresses beyond the maximum ratings listed in Figure 4.

Always apply digital and analog inputs after power supplies and ground. For single-supply operation, tie V_{SS} to GND as close to the device as possible.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 31. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Package Description	Package Option
ADG708BRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708BRU-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708BRU-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708BRUZ-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708CRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708CRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708CRUZ-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG708CRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADW54008-0REEL7	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709BRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709BRU-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709BRUZ-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709CRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG709CRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

¹ Z = RoHS Compliant Part.

AUTOMOTIVE PRODUCTS

The ADW54008 models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.



² W = Qualified for Automotive Applications.