## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# 0.28 $\Omega$ CMOS 1.65 V to 3.6 V Single SPST Switches in SC70

## ADG841/ADG842

#### FEATURES

Ultralow on resistance 0.28 Ω typical 0.48 Ω max at 125°C Excellent audio performance, ultralow distortion 0.025 Ω typical 0.052 Ω max R<sub>ON</sub> flatness 1.65 V to 3.6 V single supply High current carrying capability 300 mA continuous current 500 mA peak current Automotive temperature range: -40°C to +125°C Rail-to-rail operation Typical power consumption (<0.01 μW)

#### **APPLICATIONS**

Handsets PDAs MP3 players Power routing Battery-powered systems Communication systems Modems PCMCIA cards


#### **GENERAL DESCRIPTION**

The ADG841 and ADG842 are low voltage CMOS devices containing a single-pole, single-throw (SPST) switch. The ADG841 is closed for a Logic 1 input and the ADG842 is open for a Logic 1 input. The devices offer ultralow on resistance of less than 0.48  $\Omega$  over the full temperature range. The ADG841/ADG842 are fully specified for 3.3 V, 2.5 V, and 1.8 V supply operation.

Each switch conducts equally well in both directions when on, and has an input signal range that extends to the supplies. The ADG841/ADG842 exhibit break-before-make switching action.

The ADG841/ADG842 are available in a 6-lead SC70 package.

#### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- 1.  $<0.48 \Omega$  over full temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.
- 2. Compatible with 1.8 V CMOS logic.
- 3. High current handling capability (300 mA continuous current at 3.3 V).
- 4. Low THD + N (0.02% typ).
- 5. Tiny SC70 package.

#### Table 1. ADG841/ADG842 Truth Table

Logic (IN)	ADG841	ADG842
0	Off	On
1	On	Off

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**

Specifications—2.7 V to 3.6 V
Specifications— $2.5 V \pm 0.2 V$
Specifications—1.65 V to 1.95
Absolute Maximum Ratings6
ESD Caution
Pin Configuration and Function Descriptions7

Typical Performance Characteristics	
Terminology11	
Test Circuits12	
Outline Dimensions	
Ordering Guide13	

#### **REVISION HISTORY**

4/05—Revision 0: Initial Version

### SPECIFICATIONS-2.7 V TO 3.6 V<sup>1</sup>

 $V_{\rm DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	v	$V_{DD} = 2.7 V$
On Resistance (R <sub>ON</sub> )	0.28			Ωtyp	$V_{DD} = 2.7 V$ , $V_{s} = 0 V$ to $V_{DD}$ , $I_{Ds} = -100 mA$
	0.37	0.43	0.48	Ωmax	Figure 18
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.025			Ωtyp	$V_{DD} = 2.7 \text{ V}, \text{ V}_{\text{S}} = 0 \text{ V} \text{ to } \text{V}_{DD}, \text{ I}_{\text{DS}} = -100 \text{ mA}$
	0.034	0.044	0.052	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 3.6 V$
Source Off Leakage Is (OFF)	±0.2			nA typ	$V_{\rm S} = 0.6 \text{ V}/3.3 \text{ V}, V_{\rm D} = 3.3 \text{ V}/0.6 \text{ V};$ Figure 19
Channel On Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.2			nA typ	$V_{\rm S} = V_{\rm D} = 0.6$ V or 3.3 V; Figure 20
DIGITAL INPUTS					
Input High Voltage, VINH			2	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	10.5			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	14	15.5	16.5	ns max	Vs = 1.5 V; Figure 21
toff	6.5			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	7.8	8	8.2	ns max	Vs = 1.5 V; Figure 21
Charge Injection	200			pC typ	$V_s = 1.5 V, R_s = 0 \Omega, C_L = 1 nF;$ Figure 22
Off Isolation	-54			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 23
Total Harmonic Distortion (THD + N)	0.012			%	$R_L = 32 \Omega$ , f = 20 Hz to 20 kHz, Vs = 3 V p-p
Insertion Loss	-0.02			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 24
–3 dB Bandwidth	21			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 24
C <sub>s</sub> (OFF)	160			pF typ	
C <sub>D</sub> (OFF)	160			pF typ	
C <sub>D</sub> , C <sub>S</sub> (ON)	238			pF typ	
POWER REQUIREMENTS				1	$V_{DD} = 3.6 V$
IDD	0.003			μA typ	Digital inputs = 0 V or 3.6 V
		1	4	µA max	

 $^1$  Temperature range is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$   $^2$  Guaranteed by design; not subject to production test.

## SPECIFICATIONS—2.5 V $\pm$ 0.2 V<sup>1</sup>

 $V_{\text{DD}}$  = 2.5 V  $\pm$  0.2 V, GND = 0 V, unless otherwise noted.

Table 3.

		–40°C	–40°C		
Parameter	+25°C	to +85°C	to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{\text{DD}}$	V	
On Resistance (R <sub>ON</sub> )	0.3			Ωtyp	$V_{DD} = 2.3 \text{ V}, \text{ V}_{\text{S}} = 0 \text{ V} \text{ to } \text{V}_{\text{DD}}, \text{ I}_{\text{DS}} = -100 \text{ mA}$
	0.35	0.4	0.45	Ωmax	Figure 18
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.025			Ωtyp	$V_{DD} = 2.3 \text{ V}, \text{ V}_{\text{S}} = 0 \text{ V} \text{ to } \text{V}_{\text{DD}}, \text{ I}_{\text{DS}} = -100 \text{ mA}$
	0.04	0.05	0.05	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 2.7 V$
Source Off Leakage Is (OFF)	±0.2			nA typ	$V_{\rm S} = 0.6 \text{ V}/2.4 \text{ V}, V_{\rm D} = 2.4 \text{ V}/0.6 \text{ V};$ Figure 19
Channel On Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.2			nA typ	$V_{S} = V_{D} = 0.6 V \text{ or } 2.4 V$ ; Figure 20
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			1.7	V min	
Input Low Voltage, V <sub>INL</sub>			0.7	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{\text{IN}} = V_{\text{INL}} \text{ or } V_{\text{INH}}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	13			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	16.5	18	19	ns max	V <sub>s</sub> = 1.5 V; Figure 21
toff	7			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	8.2	8.4	8.6	ns max	V <sub>s</sub> = 1.5 V; Figure 21
Charge Injection	150			pC typ	$V_s = 1.25 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ ; Figure 22
Off Isolation	-54			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 23
Total Harmonic Distortion (THD + N)	0.022			%	$R_L$ = 32 $\Omega,$ f = 20 Hz to 20 kHz, $V_S$ = 1.5 V p-p
Insertion Loss	-0.02			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 24
–3 dB Bandwidth	21			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 24
C <sub>s</sub> (OFF)	170			pF typ	
C <sub>D</sub> (OFF)	170			pF typ	
C <sub>D</sub> , C <sub>S</sub> (ON)	238			pF typ	
POWER REQUIREMENTS					$V_{DD} = 2.7 V$
ldd	0.003			μA typ	Digital inputs = 0 V or 2.7 V
		1	4	µA max	

 $^1$  Temperature range is –40°C to +125°C.  $^2$  Guaranteed by design; not subject to production test.

#### SPECIFICATIONS-1.65 V TO 1.95<sup>1</sup>

 $V_{\rm DD}$  = 1.65 V to 1.95 V, GND = 0 V, unless otherwise noted.

#### Table 4.

Parameter	+25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments	
ANALOG SWITCH						
Analog Signal Range			0 V to V <sub>DD</sub>	V		
On Resistance (R <sub>ON</sub> )	0.37			Ωtyp	$V_{DD} = 1.8 V$ , $V_{S} = 0 V$ to $V_{DD}$ , $I_{DS} = -100 mA$	
	0.4	0.84	0.84	Ωmax	Figure 18	
	0.6	1.8	1.8	Ωmax	$V_{\text{DD}}$ = 1.65 V, $V_{\text{S}}$ = 0 V to $V_{\text{DD}}$ , $I_{\text{DS}}$ = $-100~\text{mA}$	
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.17			Ωtyp	$V_{\text{DD}}$ = 1.65 V, $V_{\text{S}}$ = 0 V to $V_{\text{DD}}$ , $I_{\text{DS}}$ = $-100~\text{mA}$	
LEAKAGE CURRENTS					V <sub>DD</sub> = 1.95 V	
Source Off Leakage I <sub>s</sub> (OFF)	±0.2			nA typ	$V_{\rm S} = 0.6 \text{ V}/1.65 \text{ V}, V_{\rm D} = 1.65 \text{ V}/0.6 \text{ V};$ Figure 19	
Channel On Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.2			nA typ	$V_{S} = V_{D} = 0.6 \text{ V or } 1.65 \text{ V; Figure } 20$	
DIGITAL INPUTS						
Input High Voltage, VINH			0.65 V <sub>DD</sub>	V min		
Input Low Voltage, V <sub>INL</sub>			$0.35 V_{\text{DD}}$	V max		
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{\text{IN}} = V_{\text{INL}} \text{ or } V_{\text{INH}}$	
			±0.1	μA max		
Digital Input Capacitance, C <sub>IN</sub>	4			pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>						
ton	19			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	26	28	30	ns max	Vs = 1.5 V; Figure 21	
toff	8			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	9.5	9.8	10	ns max	V <sub>s</sub> = 1.5 V; Figure 21	
Charge Injection	100			pC typ	$V_s = 1 V$ , $R_s = 0 V$ , $C_L = 1 nF$ ; Figure 22	
Off Isolation	-54			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 23	
Total Harmonic Distortion (THD + N)	0.14			%	$R_L = 32 \Omega$ , f = 20 Hz to 20 kHz, V <sub>S</sub> = 1.2 V p-p	
Insertion Loss	-0.02			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 24	
–3 dB Bandwidth	21			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 24	
C <sub>s</sub> (OFF)	178			pF typ		
C <sub>D</sub> (OFF)	178			pF typ		
C <sub>D</sub> , C <sub>S</sub> (ON)	238			pF typ		
POWER REQUIREMENTS					V <sub>DD</sub> = 1.95 V	
lod	0.003			μA typ	Digital inputs = 0 V or 1.95 V	
		1	4	μA max		

 $^1$  Temperature range  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design; not subject to production test.

#### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 5.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +4.6 V
Analog Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V
Digital Inputs <sup>1</sup>	–0.3 V to 4.6 V or 10 mA,
	whichever occurs first
Peak Current, S or D	
3.3 V Operation	500 mA
2.5 V Operation	460 mA
1.8 V Operation	420 mA (pulsed at 1 ms,
	10% duty cycle max)
Continuous Current, S or D	
3.3 V Operation	300 mA
2.5 V Operation	275 mA
1.8 V Operation	250 mA
Operating Temperature Range	
Automotive (Y Version)	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
SC70 Package	
$\theta_{JA}$ Thermal Impedance	494.8°C/W
Reflow Soldering (Pb-free)	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


<sup>1</sup> Overvoltages at S or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	D	Drain Terminal. Can be an input or output.
2	S	Source Terminal. Can be an input or output.
3	GND	Ground (0 V) Reference.
4	IN	Logic Control Input.
5	NC	No Connect.
6	V <sub>DD</sub>	Most Positive Power Supply Potential.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 3. On Resistance vs.  $V_D$  (V<sub>s</sub>)  $V_{DD}$  = 3.3 V ± 0.3 V






Figure 4. On Resistance vs.  $V_D$  (V<sub>s</sub>)  $V_{DD}$  = 2.5 V ± 0.2 V








Figure 6. On Resistance vs.  $V_D$  (Vs) for Different Temperatures,  $V_{DD} = 3.3 V$ 




Figure 7. On Resistance vs.  $V_D$  (V<sub>s</sub>) for Different Temperatures,  $V_{DD} = 2.5 V$ 




Figure 8. On Resistance vs.  $V_D$  (V<sub>s</sub>) for Different Temperatures,  $V_{DD} = 1.8 V$ 




Figure 9. Leakage Current vs. Temperature,  $V_{DD} = 3.3 V$ 




Figure 10. Leakage Current vs. Temperature, V<sub>DD</sub> = 2.5 V




Figure 11. Leakage Current vs. Temperature, V<sub>DD</sub> = 1.8 V








Figure 12. Charge Injection vs. Source Voltage












Figure 17. AC PSRR




Figure 16. Total Harmonic Distortion + Noise

#### TERMINOLOGY

IDD Positive supply current.

V<sub>D</sub> (V<sub>S</sub>) Analog voltage on Terminals D and S.

 $R_{\rm ON}$  Ohmic resistance between D and S.

 $\mathbf{R}_{\text{FLAT (ON)}}$ Flatness is the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (OFF) Source leakage current with the switch off.

 $I_{\rm D}$  (OFF) Drain leakage current with the switch off.

I<sub>D</sub>, I<sub>s</sub> (ON) Channel leakage current with the switch on.

 $\mathbf{V}_{\text{INL}}$  Maximum input voltage for Logic 0.

 $V_{\text{INH}}$ Minimum input voltage for Logic 1.

I<sub>INL</sub> (I<sub>INH</sub>) Input current of the digital input.

Cs (OFF) Off switch source capacitance. Measured with reference to ground.

 $C_{\rm D} \ (OFF)$  Off switch drain capacitance. Measured with reference to ground.

C<sub>D</sub>, C<sub>s</sub> (ON) On switch capacitance. Measured with reference to ground.

**C**<sub>IN</sub> Digital input capacitance.

 $t_{ON}$  Delay time between the 50% and the 90% points of the digital input and switch on condition.

**t**<sub>OFF</sub> Delay time between the 50% and the 90% points of the digital input and switch off condition.

**Charge Injection** A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.

**Off Isolation** A measure of unwanted signal coupling through an off switch.

**-3 dB Bandwidth** The frequency at which the output is attenuated by 3 dB.

**On Response** The frequency response of the on switch.


**Insertion Loss** The loss due to the on resistance of the switch.

**THD + N** The ratio of the harmonics amplitude plus noise of a signal to the fundamental.

#### PSRR

Power Supply Rejection Ratio. This is a measure of the coupling of unwanted ac signals on the power supply to the switch output when the supply is not decoupled.

#### **TEST CIRCUITS**






Figure 19. Off Leakage






Figure 21. Switching Times, t<sub>ON</sub>, t<sub>OFF</sub>









Figure 24. Bandwidth

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-203-AB

Figure 25. 6-Lead Thin Shrink Small Outline Transistor [SC70] (KS-6) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	<b>Branding</b> <sup>1</sup>
ADG841YKSZ-500RL7 <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor (SC70)	KS-6	SVA
ADG841YKSZ-REEL <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor (SC70)	KS-6	SVA
ADG841YKSZ-REEL7 <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor (SC70)	KS-6	SVA
ADG842YKSZ-500RL7 <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor (SC70)	KS-6	SWA
ADG842YKSZ-REEL <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor (SC70)	KS-6	SWA
ADG842YKSZ-REEL <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor (SC70)	KS-6	SWA

<sup>1</sup> Branding on this package is limited to three characters due to space constraints.

 $^{2}$  Z = Pb-free part.

## NOTES

## NOTES

#### NOTES



www.analog.com

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05424-0-4/05(0)

Rev. 0 | Page 16 of 16