# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**Data Sheet** 

## **FEATURES**

Triaxial, digital gyroscope ±125°/sec, ±500°/sec, ±2000°/sec range models 2°/hr in-run bias stability (ADIS16477-1) 0.15% hr angle random walk (ADIS16477-1 and (ADIS16477-2) ±0.1° axis-to-axis misalignment error Triaxial, digital accelerometer, ±40 g 13 µg in-run bias stability Triaxial, delta angle and delta velocity outputs Factory calibrated sensitivity, bias, and axial alignment Calibration temperature range: -40°C to +85°C SPI compatible data communications Programmable operation and control Automatic and manual bias correction controls Data ready indicator for synchronous data acquisition External sync modes: direct, pulse, scaled, and output On demand self test of inertial sensors On demand self test of flash memory Single-supply operation (VDD): 3.0 V to 3.6 V 2000 g mechanical shock survivability Operating temperature range: -40°C to +105°C

### APPLICATIONS

Navigation, stabilization, and instrumentation Unmanned and autonomous vehicles Smart agriculture/construction machinery Factory/industrial automation, robotics Virtual/augmented reality **Internet of Moving Things** 

## Precision, Miniature MEMs IMU


## **ADIS16477**

### **GENERAL DESCRIPTION**

The ADIS16477 is a precision, miniature MEMS inertial measurement unit (IMU) that includes a triaxial gyroscope and a triaxial accelerometer. Each inertial sensor in the ADIS16477 combines with signal conditioning that optimizes dynamic performance. The factory calibration characterizes each sensor for sensitivity, bias, alignment, linear acceleration (gyroscope bias), and point of percussion (accelerometer location). As a result, each sensor has dynamic compensation formulas that provide accurate sensor measurements over a broad set of conditions.

The ADIS16477 provides a simple, cost effective method for integrating accurate, multiaxis inertial sensing into industrial systems, especially when compared with the complexity and investment associated with discrete designs. All necessary motion testing and calibration are part of the production process at the factory, greatly reducing system integration time. Tight orthogonal alignment simplifies inertial frame alignment in navigation systems. The serial peripheral interface (SPI) and register structure provide a simple interface for data collection and configuration control.

The ADIS16477 is available in a 44-ball, ball grid array (BGA) package that is approximately  $11 \text{ mm} \times 15 \text{ mm} \times 11 \text{ mm}$ .



## FUNCTIONAL BLOCK DIAGRAM

Figure 1.

**Document Feedback** Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2017 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

## TABLE OF CONTENTS

Features
Applications1
General Description1
Functional Block Diagram1
Specifications
Timing Specifications
Absolute Maximum Ratings7
Thermal Resistance7
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Theory of Operation11
Theory of Operation
Introduction
Introduction

Reading Sensor Data	14
Device Configuration	15
User Register Memory Map	16
User Register Defintions	18
Gyroscope Data	18
Delta Angles	21
Delta Velocity	22
Calibration	24
Applications Information	30
Assembly and Handling Tips	30
Power Supply Considerations	31
Evaluation Tools	31
Packaging and Ordering Information	33
Outline Dimensions	33
Ordering Guide	33

## **REVISION HISTORY**

11/2017—Rev. 0 to Rev. A	
Changes to Table 1	3
Changes to Figure 26	14

10/2017—Revision 0: Initial Version

## **SPECIFICATIONS**

Case temperature (T<sub>C</sub>) = 25°C, VDD = 3.3 V, angular rate = 0°/sec, dynamic range =  $\pm 2000^{\circ}/\text{sec} \pm 1$  g, unless otherwise noted.

## Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
GYROSCOPES					
Dynamic Range	ADIS16477-1	±125			°/sec
	ADIS16477-2	±500			°/sec
	ADIS16477-3	±2000			°/sec
Sensitivity	ADIS16477-1, 32-bit		10,485,760		LSB/°/sec
	ADIS16477-2, 32-bit		2,621,440		LSB/°/sec
	ADIS16477-3, 32-bit		655,360		LSB/°/sec
Error over Temperature	−40°C ≤ T <sub>C</sub> ≤ +85°C, 1σ		±0.3		%
Misalignment Error	Axis to axis, $-40^{\circ}C \le T_C \le +85^{\circ}C$ , 1 $\sigma$		±0.1		Degrees
Nonlinearity <sup>1</sup>	ADIS16477-1, full scale (FS) = 125°/sec		0.2		% FS
	ADIS16477-2, FS = 500°/sec		0.2		% FS
	ADIS16477-3, FS = 2000°/sec		0.25		% FS
Bias					
Repeatability <sup>2</sup>	$-40^{\circ}C \le T_{C} \le +85^{\circ}C, 1 \sigma$		0.7		°/sec
In-Run Bias Stability	ADIS16477-1, 1 σ		2		°/hr
in nan blas stability	ADIS16477-2, 1 σ		2.5		°/hr
	ADIS16477-3, 1 σ		7		°/hr
Angular Random Walk	ADIS16477-1, 1 σ		, 0.15		°/√hr
	ADIS16477-2, 1 σ		0.15		°/√hr
	ADIS16477-3, 1 σ		0.3		°/√hr
Error over Temperature	$-40^{\circ}C \le T_C \le +85^{\circ}C, 1\sigma$		±0.2		°/sec
Linear Acceleration Effect	Any direction, $1 \sigma$		0.01		°/sec/g
Vibration Rectified Error (VRE)	Random vibration, 2 g <sub>rms</sub> , 50 Hz to 2 kHz		0.0005		°/sec/g <sup>2</sup>
Output Noise	ADIS16477-1, 1 $\sigma$ , no filtering		0.0003		°/sec rms
Output Noise	_		0.08		°/sec rms
	ADIS16477-2, 1 $\sigma$ , no filtering		0.08		°/sec rms
Pata Naisa Danaitu	ADIS16477-3, 1 $\sigma$ , no filtering				/sec/√Hz rms
Rate Noise Density	ADIS16477-1, $f = 10$ Hz to 40 Hz		0.003		/sec/√Hz rms
	ADIS16477-2, $f = 10$ Hz to 40 Hz		0.003		-
	ADIS16477-3, f = 10 Hz to 40 Hz		0.007		°/sec/√Hz rms
3 dB Bandwidth			550		Hz
Sensor Resonant Frequency			66		kHz
ACCELEROMETERS <sup>3</sup>	Each axis				
Dynamic Range		±40	/		<i>g</i>
Sensitivity	32-bit data format		52,428,800		LSB/g
Error over temperature	$-40^{\circ}C \le T_{C} \le +85^{\circ}C$ , 1 $\sigma$		±0.1		%
Misalignment Error	Axis to axis, $-40^{\circ}C \le T_C \le +85^{\circ}C$ , 1 $\sigma$		±0.05		Degrees
Nonlinearity	Best fit straight line, $\pm 10 g$		0.02		% FS
	Best fit straight line, $\pm 20 g$		0.4		% FS
	Best fit straight line, ±40 g		1.5		% FS
Bias					
In-Run Bias Stability	1σ		13		μg
Velocity Random Walk	1σ		0.037		m/sec/√hr
Error over Temperature	$-40^{\circ}C \le T_{C} \le +85^{\circ}C$ , 1 $\sigma$		±3		m <i>g</i>
Output Noise	No filtering		2.3		m <i>g</i> rms
Noise Density	f = 10 Hz to 40 Hz, no filtering		100		µ <i>g</i> /√Hz rms
3 dB Bandwidth			600		Hz
Sensor Resonant Frequency	Y-axis and z-axis		5.65		kHz
	X-axis		5.25		kHz

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TEMPERATURE SENSOR					
Scale Factor	Output = $0x0000$ at $0^{\circ}C$ ( $\pm 5^{\circ}C$ )		0.1		°C/LSB
LOGIC INPUTS <sup>₄</sup>					
Input Voltage					
High, V⊪		2.0			V
Low, V <sub>IL</sub>				0.8	V
RST Pulse Width		1			μs
CS Wake-Up Pulse Width		20			μs
Input Current					
Logic 1, I⊩	$V_{IH} = 3.3 V$			10	μA
Logic 0, I <sub>L</sub>	$V_{IL} = 0 V$				
All Pins Except RST				10	μΑ
RST Pin			0.33		mA
Input Capacitance, C <sub>IN</sub>			10		рF
DIGITAL OUTPUTS					
Output Voltage					
<b>High, V</b> он	I <sub>SOURCE</sub> = 0.5 mA	2.4			V
Low, V <sub>OL</sub>	$I_{SINK} = 2.0 \text{ mA}$			0.4	V
FLASH MEMORY	Endurance⁵	10000			Cycles
Data Retention <sup>6</sup>	T <sub>J</sub> = 85°C	20			Years
FUNCTIONAL TIMES <sup>7</sup>	Time until data is available				
Power-On Start-Up Time			252		ms
Reset Recovery Time <sup>8</sup>	GLOB_CMD, Bit 7 = 1 (see Table 113)		193		ms
Factory Calibration Restore	GLOB_CMD, Bit 1 = 1 (see Table 113)		142		ms
Flash Memory Backup	GLOB_CMD, Bit 3 = 1 (see Table 113)		72		ms
Flash Memory Test Time	GLOB_CMD, Bit 4 = 1 (see Table 113)		32		ms
Self Test Time <sup>9</sup>	GLOB_CMD, Bit 2 = 1 (see Table 113)		14		ms
CONVERSION RATE			2000		SPS
Initial Clock Accuracy			3		%
Sync Input Clock		1.9		2.1	kHz
POWER SUPPLY, VDD	Operating voltage range	3.0		3.6	V
Power Supply Current <sup>10</sup>	Normal mode, VDD = 3.3 V		44	55	mA

<sup>1</sup> This measurement is based on the deviation from a best fit linear model.

<sup>3</sup> Bias repeatability provides an estimate for long-term drift in the bias, as observed during 500 hours of high temperature operating life (HTOL) at +105°C. <sup>3</sup> All specifications associated with the accelerometers relate to the full-scale range of  $\pm 8 g$ , unless otherwise noted. <sup>4</sup> The digital input/output signals use a 3.3 V system.

<sup>5</sup> Endurance is qualified as per JEDEC Standard 22, Method A117, measured at -40°C, +25°C, +85°C, and +125°C. <sup>6</sup> The data retention specification assumes a junction temperature (T<sub>j</sub>) of 85°C per JEDEC Standard 22, Method A117. Data retention lifetime decreases with T<sub>j</sub>. <sup>7</sup> Thes<u>e times do not include thermal settling and internal filter response times</u>, which may affect overall accuracy.

<sup>8</sup> The RST line must be in a low state for at least 10 µs to ensure a proper reset initiation and recovery.

<sup>9</sup> The self test time can extend when using external clock rates lower than 2000 Hz.

<sup>10</sup> Power supply current transients can reach 100 mA during initial startup or reset recovery.

## TIMING SPECIFICATIONS


 $T_A = 25^{\circ}$ C, VDD = 3.3 V, unless otherwise noted.


### Table 2.


		Normal Mode B		Burst Read Mode				
Parameter	Description	Min	Тур	Мах	Min <sup>1</sup>	Тур	Max	Unit
<b>f</b> sclk	Serial clock	0.1		2	0.1		1	MHz
t <sub>STALL</sub>	Stall period between data	16			N/A			μs
<b>t</b> readrate	Read rate	24						μs
t <sub>cs</sub>	Chip select to SCLK edge	200			200			ns
t <sub>DAV</sub>	DOUT valid after SCLK edge			25			25	ns
t <sub>DSU</sub>	DIN setup time before SCLK rising edge	25			25			ns
<b>t</b> DHD	DIN hold time after SCLK rising edge 50			50			ns	
tsclkr, tsclkf	SCLK rise/fall times		5	12.5		5	12.5	ns
t <sub>DR</sub> , t <sub>DF</sub>	DOUT rise/fall times		5	12.5		5	12.5	ns
t <sub>SFS</sub>	CS high after SCLK edge	0			0			ns
t1	Input sync positive pulse width; pulse sync mode, MSC_CTRL = 101 (binary, see Table 105)	5			5			μs
tstdr	Input sync to data ready valid transition							
	Direct sync mode, MSC_CTRL = 001 (binary, see Table 105)		507			507		μs
	Pulse sync mode, MSC_CTRL = 101 (binary, see Table 105)	256 256			μs			
t <sub>NV</sub>	Data invalid time		20			20		μs
t <sub>2</sub>	Input sync period	500			500			μs

<sup>1</sup> N/A means not applicable.

### Timing Diagrams










Figure 4. Input Clock Timing Diagram, Pulse Sync Mode, Register MSC\_CTRL, Bits[4:2] = 101 (Binary)




Figure 5. Input Clock Timing Diagram, Direct Sync Mode, Register MSC\_CTRL, Bits[4:2] = 001 (Binary)

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 3.

Parameter	Rating
Mechanical Shock Survivability	
Any Axis, Unpowered	2000 g
Any Axis, Powered	2000 g
VDD to GND	–0.3 V to +3.6 V
Digital Input Voltage to GND	–0.3 V to VDD + 0.2 V
Digital Output Voltage to GND	–0.3 V to VDD + 0.2 V
Calibration Temperature Range	–40°C to +85°C
Operating Temperature Range	–40°C to +105°C
Storage Temperature Range <sup>1</sup>	–65°C to +150°C
Barometric Pressure	2 bar

 $^1$  Extended exposure to temperatures that are lower than  $-20^\circ C$  or higher than  $+85^\circ C$  can adversely affect the accuracy of the factory calibration.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

The ADIS16477 is a multichip module that includes many active components. The values in Table 4 identify the thermal response of the hottest component inside of the ADIS16477, with respect to the overall power dissipation of the module. This approach enables a simple method for predicting the temperature of the hottest junction, based on either ambient or case temperature.

For example, when the ambient temperature is 70°C, the hottest junction temperature  $(T_J)$  inside of the ADIS16477 is 76.7°C.

$$T_J = \theta_{JA} \times VDD \times I_{DD} + 70^{\circ}C$$

 $T_J = 158.2^{\circ}\text{C/W} \times 3.3 \text{ V} \times 0.044 \text{ A} + 70^{\circ}\text{C}$ 

 $T_J = 93^{\circ}C$ 

#### **Table 4. Package Characteristics**

Package Type	$\theta_{JA}{}^1$	θ <sub>JC</sub> <sup>2</sup>	Device Weight
ML-44-1 <sup>3</sup>	158.2°C/W	106.1°C/W	1.3 g

 $^1\,\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 $^2\,\theta_{JC}$  is the junction to case thermal resistance.

<sup>3</sup> Thermal impedance values come from direct observation of the hottest temperature inside of the ADIS16477, when it is attached to an FR4-08 PCB that has two metal layers and has a thickness of 0.063 inches.

#### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 6. Pin Assignments, Bottom View




Figure 7. Pin Assignments, Package Level View

#### **Table 5. Pin Function Descriptions**

Pin No.	Mnemonic	Туре	Description
A1	GND	Supply	Power Ground
A2	GND	Supply	Power Ground
A3	GND	Supply	Power Ground
A4	GND	Supply	Power Ground
A5	GND	Supply	Power Ground
A6	GND	Supply	Power Ground
A7	GND	Supply	Power Ground
A8	GND	Supply	Power Ground
B3	GND	Supply	Power Ground
B4	GND	Supply	Power Ground
B5	GND	Supply	Power Ground
B6	GND	Supply	Power Ground
C2	GND	Supply	Power Ground
C3	DNC	Not applicable	Do Not Connect
C6	GND	Supply	Power Ground
C7	VDD	Supply	Power Supply
D3	GND	Supply	Power Ground
D6	VDD	Supply	Power Supply
E2	GND	Supply	Power Ground
E3	VDD	Supply	Power Supply
E6	GND	Supply	Power Ground
E7	GND	Supply	Power Ground
F1	GND	Supply	Power Ground
F3	RST	Input	Reset
F6	GND	Supply	Power Ground
F8	GND	Supply	Power Ground
G2	GND	Supply	Power Ground
G3	CS	Input	SPI, Chip Select
G6	DIN	Input	SPI, Data Input
G7	GND	Supply	Power Supply
H1	VDD	Supply	Power Supply
H3	DOUT	Output	SPI, Data Output
H6	SCLK	Input	SPI, Serial Clock
H8	GND	Supply	Power Ground

## **Data Sheet**

## ADIS16477

Pin No.	Mnemonic	Туре	Description	
J2	GND	Supply	Power Ground	
J3	SYNC	Input	Sync (External Clock)	
J4	VDD	Supply	Power Supply	
J5	VDD	Supply	Power Supply	
J6	DR	Output	Data Ready	
J7	GND	Supply	Power Ground	
K1	GND	Supply	Power Ground	
K3	GND	Supply	Power Ground	
K6	VDD	Supply	Power Supply	
K8	GND	Supply	Power Ground	

## **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 8. Gyroscope Allan Deviation,  $T_c = 25^{\circ}C$ , ADIS16477-1







Figure 10. Gyroscope Allan Deviation,  $T_C = 25^{\circ}C$ , ADIS16477-3



## THEORY OF OPERATION INTRODUCTION

When using the factory default configuration for all user configurable control registers, the ADIS16477 initializes itself and automatically starts a continuous process of sampling, processing, and loading calibrated sensor data into its output registers at a rate of 2000 SPS.

## **INERTIAL SENSOR SIGNAL CHAIN**


Figure 12 provides the basic signal chain for the inertial sensors in the ADIS16477. This signal chain produces an update rate of 2000 SPS in the output data registers when it operates in internal clock mode (default, see Register MSC\_CTRL, Bits[4:2] in Table 105).



Figure 12. Signal Processing Diagram, Inertial Sensors


## Gyroscope Data Sampling


The three gyroscopes produce angular rate measurements around three orthogonal axes (x, y, and z). Figure 13 shows the data sampling plan for each gyroscope when the ADIS16477 operates in internal clock mode (default, see Register MSC\_CTRL, Bits[4:2] in Table 105). Each gyroscope has an analog-to-digital converter (ADC) and sample clock (fsG) that drives data sampling at a rate of 4100 Hz ( $\pm$ 5%). The internal processor reads and processes this data from each gyroscope at a rate of 2000 Hz (f<sub>SM</sub>).



## Accelerometer Data Sampling

The three accelerometers produce linear acceleration measurements along the same orthogonal axes (x, y, and z) as the gyroscopes. Figure 14 shows the data sampling plan for each accelerometer when the ADIS16477 operates in internal clock mode (default, see Register MSC\_CTRL, Bits[4:2] in Table 105).






## **External Clock Options**

The ADIS16477 provides three different modes of operation that support the device using an external clock to control the internal processing rate (f<sub>SM</sub> in Figure 13 and Figure 14) through the SYNC pin. The MSC\_CTRL register (see Table 105) provides the configuration options for these external clock modes in Bits[4:2].

### **Inertial Sensor Calibration**

The inertial sensor calibration function for the gyroscopes and the accelerometers has two components: factory calibration and user calibration (see Figure 15).



The factory calibration of the gyroscope applies the following correction formulas to the data of each gyroscope:

$\begin{bmatrix} \omega_{XC} \\ \omega_{YC} \end{bmatrix}$	$=\begin{bmatrix} m_{11} \\ m_{21} \end{bmatrix}$	$m_{12} m_{22}$	$\begin{bmatrix} m_{13} \\ m_{23} \\ m_{33} \end{bmatrix}  imes \begin{bmatrix} m_{13} \\ m_{33} \end{bmatrix}$	$\begin{bmatrix} \omega_X \\ \omega_V \end{bmatrix}$ +	$\begin{bmatrix} b_X \\ b_y \end{bmatrix} +$
$\left[\omega_{ZC}\right]$					$\begin{bmatrix} b_{Z} \end{bmatrix}$
	$l_{11}$	$l_{12} l_{12}$	$a_{XC}$		
	$l_{21} l_{31}$	$l_{22}  l_2 \\ l_{32}  l_3$	$\begin{bmatrix} 3 \\ 23 \\ 33 \end{bmatrix} \times \begin{bmatrix} a_{XC} \\ a_{YC} \\ a_{ZC} \end{bmatrix}$		

where:

 $\omega_{XC}$ ,  $\omega_{YC}$ , and  $\omega_{ZC}$  are the gyroscope outputs (post calibration). m11, m12, m13, m21, m22, m23, m31, m32, and m33 provide scale and alignment correction.

 $\omega_X$ ,  $\omega_Y$ , and  $\omega_Z$  are the gyroscope outputs (precalibration).  $b_X$ ,  $b_Y$ , and  $b_Z$  provide bias correction.

 $l_{11}$ ,  $l_{12}$ ,  $l_{13}$ ,  $l_{21}$ ,  $l_{22}$ ,  $l_{23}$ ,  $l_{31}$ ,  $l_{32}$ , and  $l_{33}$  provide linear g correction  $a_{XC}$ ,  $a_{YC}$ , and  $a_{ZC}$  are the accelerometer outputs (post calibration).

All of the correction factors in this relationship come from direct observation of the response of each gyroscope at multiple temperatures over the calibration temperature range ( $-40^{\circ}C \le$  $T_C \leq +85^{\circ}$ C). These correction factors are stored in the flash memory bank, but they are not available for observation or configuration. Register MSC\_CTRL, Bit 7 (see Table 105) provides the only user configuration option for the factory calibration of the gyroscopes: an on/off control for the linear gcompensation. See Figure 38 for more details on the user calibration options available for the gyroscopes.

The factory calibration of the accelerometer applies the following correction formulas to the data of each accelerometer:

$$\begin{bmatrix} a_{XC} \\ a_{YC} \\ a_{ZC} \end{bmatrix} = \begin{bmatrix} m_{11} & m_{12} & m_{13} \\ m_{21} & m_{22} & m_{23} \\ m_{31} & m_{32} & m_{33} \end{bmatrix} \times \begin{bmatrix} a_X \\ a_Y \\ a_Z \end{bmatrix} + \begin{bmatrix} b_X \\ b_Y \\ b_Z \end{bmatrix} + \begin{bmatrix} b_Y \\ b_Z \end{bmatrix} + \begin{bmatrix} b_Y \\ b_Z \end{bmatrix}$$

where:

 $a_{XC}$ ,  $a_{YC}$ , and  $a_{ZC}$  are the accelerometer outputs (post calibration).  $m_{11}$ ,  $m_{12}$ ,  $m_{13}$ ,  $m_{21}$ ,  $m_{22}$ ,  $m_{23}$ ,  $m_{31}$ ,  $m_{32}$ , and  $m_{33}$  provide scale and alignment correction.

 $a_X$ ,  $a_Y$ , and  $a_Z$  are the accelerometer outputs (precalibration).  $b_X$ ,  $b_Y$ , and  $b_Z$  provide bias correction.

*p*<sub>12</sub>, *p*<sub>13</sub>, *p*<sub>21</sub>, *p*<sub>23</sub>, *p*<sub>31</sub> and *p*<sub>32</sub> provide a point of percussion alignment correction (see Figure 41).

 $\omega^2{}_{XC},\,\omega^2{}_{YC}$  and  $\omega^2{}_{ZC}$  are the square of the gyroscope outputs (post calibration).

All of the correction factors in this relationship come from direct observation of the response of each accelerometer at multiple temperatures, over the calibration temperature range ( $-40^{\circ}C \leq T_{C} \leq +85^{\circ}C$ ). These correction factors are stored in the flash memory bank, but they are not available for observation or configuration. MSC\_CTRL, Bit 6 (see Table 105) provides the only user configuration option for the factory calibration of the accelerometers: an on/off control for the point of percussion, alignment function. See Figure 39 for more details on the user calibration options available for the accelerometers.

### Bartlett Window FIR Filter

The Bartlett window finite impulse response (FIR) filter (see Figure 16) contains two averaging filter stages, in a cascade configuration. The FILT\_CTRL register (see Table 101) provides the configuration controls for this filter.




Figure 16. Bartlett Window FIR Filter Signal Path

#### Averaging/Decimating Filter

The second digital filter averages multiple samples together to produce each register update. In this type of filter structure, the number of samples in the average is equal to the reduction in the update rate for the output data registers. The DEC\_RATE register (see Table 109) provides the configuration controls for this filter.




Figure 17. Averaging/Decimating Filter Diagram

#### **REGISTER STRUCTURE**

All communication between the ADIS16477 and an external processor involves either reading the contents of an output register or writing configuration/command information to a control register. The output data registers include the latest sensor data, error flags, and identification information. The control registers include sample rate, filtering, calibration, and diagnostic options. Each user accessible register has two bytes (upper and lower), each of which has its own unique address. See Table 8 for a detailed list of all user registers, along with their addresses.




Figure 18. Basic Operation of the ADIS16477

## **SERIAL PERIPHERAL INTERFACE (SPI)**

The SPI provides access to the user registers (see Table 8). Figure 19 shows the most common connections between the ADIS16477 and a SPI master device, which is often an embedded processor that has a SPI-compatible interface. In this example, the SPI master uses an interrupt service routine to collect data every time the data ready (DR) signal pulses.




Figure 19. Electrical Connection Diagram

Mnemonic	Function	
SS	Slave select	
SCLK	Serial clock	
MOSI	Master output, slave input	
MISO	Master input, slave output	
IRQ	Interrupt request	

Embedded processors typically use control registers to configure their serial ports for communicating with SPI slave devices such as the ADIS16477. Table 7 provides a list of settings that describe the SPI protocol of the ADIS16477. The initialization routine of the master processor typically establishes these settings using firmware commands to write them into the control registers.

Processor Setting	Description	
Master	ADIS16477 operates as slave	
$SCLK \le 2 MHz^1$	Maximum serial clock rate	
SPI Mode 3	CPOL = 1 (polarity), CPHA = 1 (phase)	
MSB First Mode	Bit sequence, see Figure 24 for coding	
16-Bit Mode	Shift register and data length	

 $^1$  A burst mode read requires this value to be  ${\leq}1$  MHz (see Table 2 for more information).

## DATA READY (DR)

The factory default configuration provides users with a DR signal on the DR pin (see Table 5), which pulses when the output data registers are updating. Connect the DR pin to a pin on the embedded processor, which triggers data collection, on the second edge of this pulse. The MSC\_CTRL register, Bit 0 (see Table 105), controls the polarity of this signal. In Figure 20, Register MSC\_CTRL, Bit 0 = 1, which means that data collection must start on the rising edges of the DR pulses.



Figure 20. Data Ready When Register MSC\_CTRL, Bit 0 = 1 (Default)

During the start-up and reset recovery processes, the DR signal may exhibit some transient behavior before data production begins. Figure 21 shows an example of the DR behavior during startup, and Figure 22 and Figure 23 provide examples of the DR behavior during recovery from reset commands.




Figure 23. Data Ready Response During Reset ( $\overline{RST} = 0$ ) Recovery




Figure 26. SPI Signal Pattern, Repeating Read of the PROD\_ID Register

## **READING SENSOR DATA**

Reading a single register requires two 16-bit cycles on the SPI: one to request the contents of a register and another to receive those contents. The 16-bit command code (see Figure 24) for a read request on the SPI has three parts: the read bit ( $\overline{R}/W = 0$ ), either address of the register, [A6:A0], and eight don't care bits, [DC7:DC0]. Figure 27 shows an example that includes two register reads in succession. This example starts with DIN = 0x0C00, to request the contents of the Z\_GYRO\_LOW register, and follows with 0x0E00, to request the contents of the Z\_GYRO\_OUT register. The sequence in Figure 27 also shows full duplex mode of operation, which means that the ADIS16477 can receive requests on DIN while also transmitting data out on DOUT within the same 16-bit SPI cycle.




Figure 26 provides an example of the four SPI signals when reading the PROD\_ID register (see Table 121) in a repeating pattern. This pattern can be helpful when troubleshooting the SPI interface setup and communications because the signals are the same for each 16-bit sequence, except during the first cycle.

#### **Burst Read Function**

The burst read function provides a way to read a batch of output data registers, using a continuous stream of bits, at a rate of up to 1 MHz (SCLK). This method does not require a stall time between each 16-bit segment (see Figure 3). As shown in Figure 25, start this mode by setting DIN = 0x6800, and then read each of the registers in the sequence out of DOUT while keeping  $\overline{CS}$  low for the entire 176-bit sequence.

The sequence of registers (and checksum value) in the burst read response depends on which sample clock mode that the ADIS16477 is operating in (Register MSC\_CTRL, Bits[4:2], see Table 105). In all clock modes, except when operating in scaled sync mode (Register MSC\_CTRL, Bits[4:2] = 010), the burst read response includes the following registers and value: DIAG\_STAT, X\_GYRO\_OUT, Y\_GYRO\_OUT, Z\_GYRO\_OUT, X\_ACCL\_OUT, Y\_ACCL\_OUT, Z\_ACCL\_OUT, TEMP\_OUT, DATA\_CNTR, and the checksum value. In these cases, use the following formula to verify the checksum value, treating each byte in the formula as an independent, unsigned, 8-bit number:

 $Checksum = DIAG\_STAT, Bits[15:8] + DIAG\_STAT, Bits[7:0] + X\_GYRO\_OUT, Bits[15:8] + X\_GYRO\_OUT, Bits[7:0] + Y\_GYRO\_OUT, Bits[15:8] + Y\_GYRO\_OUT, Bits[7:0] + Z\_GYRO\_OUT, Bits[15:8] + Z\_GYRO\_OUT, Bits[7:0] + X\_ACCL\_OUT, Bits[15:8] + X\_ACCL\_OUT, Bits[7:0] + Y\_ACCL\_OUT, Bits[15:8] + Y\_ACCL\_OUT, Bits[7:0] + Z\_ACCL\_OUT, Bits[15:8] + Z\_ACCL\_OUT, Bits[7:0] + TEMP\_OUT, Bits[15:8] + TEMP\_OUT, Bits[7:0] + DATA\_CNTR, Bits[15:8] + DATA\_CNTR, Bits[7:0]$ 

When operating in scaled sync mode (Register MSC\_CTRL, Bits[4:2] = 010), the burst read response includes the following registers and value: DIAG\_STAT, X\_GYRO\_OUT, Y\_GYRO\_OUT, Z\_GYRO\_OUT, X\_ACCL\_OUT, Y\_ACCL\_OUT, Z\_ACCL\_OUT, TEMP\_OUT, TIME\_STAMP, and the checksum value. In this case, use the following formula to verify the checksum value, treating each byte in the formula as an independent, unsigned, 8-bit number.

 $\begin{aligned} & Checksum = DIAG\_STAT, Bits[15:8] + DIAG\_STAT, Bits[7:0] + \\ & X\_GYRO\_OUT, Bits[15:8] + X\_GYRO\_OUT, Bits[7:0] + \\ & Y\_GYRO\_OUT, Bits[15:8] + Y\_GYRO\_OUT, Bits[7:0] + \\ & Z\_GYRO\_OUT, Bits[15:8] + Z\_GYRO\_OUT, Bits[7:0] + \\ & X\_ACCL\_OUT, Bits[15:8] + Y\_ACCL\_OUT, Bits[7:0] + \\ & Z\_ACCL\_OUT, Bits[15:8] + Z\_ACCL\_OUT, Bits[7:0] + \\ & TEMP\_OUT, Bits[15:8] + TEMP\_OUT, Bits[7:0] + \\ & TIME\_STAMP, Bits[15:8] + TIME\_STAMP, Bits[7:0] \end{aligned}$ 

## **DEVICE CONFIGURATION**

Each configuration register contains 16 bits (two bytes). Bits[7:0] contain the low byte, and Bits[15:8] contain the high byte of each register. Each byte has its own unique address in the user register map (see Table 8). Updating the contents of a register requires writing to both of its bytes in the following sequence: low byte first, high byte second. There are three parts to coding a SPI command (see Figure 24) that write a new byte of data to a register: the write bit (R/W = 1), the address of the byte, [A6:A0], and the new data for that location, [DC7:DC0]. Figure 28 shows a coding example for writing 0x0004 to the FILT\_CTRL register (see Table 101). In Figure 28, the 0xDC04 command writes 0x04 to Address 0x5C (lower byte) and the 0xDD00 command writes 0x00 to Address 0x5D (upper byte).




Figure 28. SPI Sequence for Writing 0x0004 to FILT\_CTRL

## **Memory Structure**

Figure 29 provides a functional diagram for the memory structure of the ADIS16477. The flash memory bank contains the operational code, unit specific calibration coefficients and user configuration settings. During initialization (power application or reset recover), this information loads from the flash memory into the static random access memory (SRAM), which supports all normal operation, including register access through the SPI port. Writing to a configuration register using the SPI updates the SRAM location of the register but does not automatically update its settings in the flash memory bank. The manual flash memory update command (Register GLOB\_CMD, Bit 3, see Table 113) provides a convenient method for saving all of these settings to the flash memory bank at one time. A yes in the flash backup column of Table 8 identifies the registers that have storage support in the flash memory bank.




Figure 29. SRAM and Flash Memory Diagram

5437-030

## **USER REGISTER MEMORY MAP**

## Table 8. User Register Memory Map (N/A Means Not Applicable)

Name	R/W	Flash Backup	Address	Default	Register Description
Reserved	N/A	N/A	0x00, 0x01	N/A	Reserved
DIAG_STAT	R	No	0x02, 0x03	0x0000	Output, system error flags
X_GYRO_LOW	R	No	0x04, 0x05	N/A	Output, x-axis gyroscope, low word
X_GYRO_OUT	R	No	0x06, 0x07	N/A	Output, x-axis gyroscope, high word
Y_GYRO_LOW	R	No	0x08, 0x09	N/A	Output, y-axis gyroscope, low word
Y_GYRO_OUT	R	No	0x0A, 0x0B	N/A	Output, y-axis gyroscope, high word
Z_GYRO_LOW	R	No	0x0C, 0x0D	N/A	Output, z-axis gyroscope, low word
Z_GYRO_OUT	R	No	0x0E, 0x0F	N/A	Output, z-axis gyroscope, high word
 X_ACCL_LOW	R	No	0x10, 0x11	N/A	Output, x-axis accelerometer, low word
X_ACCL_OUT	R	No	0x12, 0x13	N/A	Output, x-axis accelerometer, high word
Y_ACCL_LOW	R	No	0x14, 0x15	N/A	Output, y-axis accelerometer, low word
Y_ACCL_OUT	R	No	0x16, 0x17	N/A	Output, y-axis accelerometer, high word
Z_ACCL_LOW	R	No	0x18, 0x19	N/A	Output, z-axis accelerometer, low word
Z_ACCL_OUT	R	No	0x1A, 0x1B	N/A	Output, z-axis accelerometer, high word
TEMP_OUT	R	No	0x1C, 0x1D	N/A	Output, temperature
TIME_STAMP	R	No	0x1E, 0x1F	N/A	Output, time stamp
Reserved	N/A	N/A	0x20, 0x21	N/A	Reserved
DATA_CNTR		No	0x20, 0x21 0x22, 0x23	N/A N/A	New data counter
	R				
X_DELTANG_LOW	R	No	0x24, 0x25	N/A	Output, x-axis delta angle, low word
X_DELTANG_OUT	R	No	0x26, 0x27	N/A	Output, x-axis delta angle, high word
Y_DELTANG_LOW	R	No	0x28, 0x29	N/A	Output, y-axis delta angle, low word
Y_DELTANG_OUT	R	No	0x2A, 0x2B	N/A	Output, y-axis delta angle, high word
Z_DELTANG_LOW	R	No	0x2C, 0x2D	N/A	Output, z-axis delta angle, low word
Z_DELTANG_OUT	R	No	0x2E, 0x2F	N/A	Output, z-axis delta angle, high word
X_DELTVEL_LOW	R	No	0x30, 0x31	N/A	Output, x-axis delta velocity, low word
X_DELTVEL_OUT	R	No	0x32, 0x33	N/A	Output, x-axis delta velocity, high word
Y_DELTVEL_LOW	R	No	0x34, 0x35	N/A	Output, y-axis delta velocity, low word
Y_DELTVEL_OUT	R	No	0x36, 0x37	N/A	Output, y-axis delta velocity, high word
Z_DELTVEL_LOW	R	No	0x38, 0x39	N/A	Output, z-axis delta velocity, low word
Z_DELTVEL_OUT	R	No	0x3A, 0x3B	N/A	Output, z-axis delta velocity, high word
Reserved	N/A	N/A	0x3C to 0x3F	N/A	Reserved
XG_BIAS_LOW	R/W	Yes	0x40, 0x41	0x0000	Calibration, offset, gyroscope, x-axis, low word
XG_BIAS_HIGH	R/W	Yes	0x42, 0x43	0x0000	Calibration, offset, gyroscope, x-axis, high word
YG_BIAS_LOW	R/W	Yes	0x44, 0x45	0x0000	Calibration, offset, gyroscope, y-axis, low word
YG_BIAS_HIGH	R/W	Yes	0x46, 0x47	0x0000	Calibration, offset, gyroscope, y-axis, high word
ZG_BIAS_LOW	R/W	Yes	0x48, 0x49	0x0000	Calibration, offset, gyroscope, z-axis, low word
ZG_BIAS_HIGH	R/W	Yes	0x4A, 0x4B	0x0000	Calibration, offset, gyroscope, z-axis, high word
XA_BIAS_LOW	R/W	Yes	0x4C, 0x4D	0x0000	Calibration, offset, accelerometer, x-axis, low word
XA_BIAS_HIGH	R/W	Yes	0x4E, 0x4F	0x0000	Calibration, offset, accelerometer, x-axis, high word
YA_BIAS_LOW	R/W	Yes	0x50, 0x51	0x0000	Calibration, offset, accelerometer, y-axis, low word
YA_BIAS_HIGH	R/W	Yes	0x52, 0x53	0x0000	Calibration, offset, accelerometer, y-axis, high word
ZA_BIAS_LOW	R/W	Yes	0x54, 0x55	0x0000	Calibration, offset, accelerometer, z-axis, low word
ZA_BIAS_HIGH	R/W	Yes	0x56, 0x57	0x0000	Calibration, offset, accelerometer, z-axis, high word
Reserved	N/A	N/A	0x58 to 0x5B	N/A	Reserved
FILT_CTRL	R/W	Yes	0x5C, 0x5D	0x0000	Control, Bartlett window FIR filter
RANG_MDL	R	No	0x5E, 0x5F	N/A <sup>1</sup>	Measurement range (model specific) identifier
MSC_CTRL	R/W	Yes	0x60, 0x61	0x00C1	Control, input/output and other miscellaneous options
UP_SCALE	R/W	Yes	0x62, 0x63	0x00C1 0x07D0	Control, input/output and other miscenaneous options Control, scale factor for input clock, pulse per second (PPS mode
DEC_RATE	R/W	Yes	0x64, 0x65	0x0000	Control, decimation filter (output data rate)

## **Data Sheet**

## ADIS16477

Name	R/W	Flash Backup	Address	Default	Register Description
NULL_CNFG	R/W	Yes	0x66, 0x67	0x070A	Control, bias estimation period
GLOB_CMD	W	No	0x68, 0x69	N/A	Control, global commands
Reserved	N/A	N/A	0x6A to 0x6B	N/A	Reserved
FIRM_REV	R	No	0x6C, 0x6D	N/A	Identification, firmware revision
FIRM_DM	R	No	0x6E, 0x6F	N/A	Identification, date code, day and month
FIRM_Y	R	No	0x70, 0x71	N/A	Identification, date code, year
PROD_ID	R	No	0x72, 0x73	0x405D	Identification, device number
SERIAL_NUM	R	No	0x74, 0x75	N/A	Identification, serial number
USER_SCR_1	R/W	Yes	0x76, 0x77	N/A	User Scratch Register 1
USER_SCR_2	R/W	Yes	0x78, 0x79	N/A	User Scratch Register 2
USER_SCR_3	R/W	Yes	0x7A, 0x7B	N/A	User Scratch Register 3
FLSHCNT_LOW	R	No	0x7C, 0x7D	N/A	Output, flash memory write cycle counter, lower word
FLSHCNT_HIGH	R	No	0x7E, 0x7E	N/A	Output, flash memory write cycle counter, upper word

<sup>1</sup> See Table 102 for the default value in this register, which is model specific.

## **USER REGISTER DEFINTIONS**

Status/Error Flag Indicators (DIAG\_STAT)

#### Table 9. DIAG\_STAT Register Definition

Addresses	Default	Access	Flash Backup
0x02, 0x03	0x0000	R	No

#### Table 10. DIAG\_STAT Bit Assignments

Bits	Description
[15:8]	Reserved.
7	Clock error. A 1 indicates that the internal data sampling clock ( $f_{SM}$ , see Figure 13 and Figure 14) does not synchronize with the external clock, which only applies when using scaled sync mode (Register MSC_CTRL, Bits[4:2] = 010, see Table 105). When this error occurs, adjust the frequency of the clock signal on the SYNC pin to operate within the appropriate range.
6	Memory failure. A 1 indicates a failure in the flash memory test (Register GLOB_CMD, Bit 4, see Table 113), which involves a comparison between a cyclic redundancy check (CRC) calculation of the present flash memory and a CRC calculation from the same memory locations at the time of initial programming (during the production process). If this error occurs, repeat the same test. If this error persists, replace the ADIS16477 device.
5	Sensor failure. A 1 indicates failure of at least one sensor, at the conclusion of the self test (Register GLOB_CMD, Bit 2, see Table 113). If this error occurs, repeat the same test. If this error persists, replace the ADIS16477. Motion, during the execution of this test, can cause a false failure.
4	Standby mode. A 1 indicates that the voltage across VDD and GND is <2.8 V, which causes data processing to stop. When VDD $\ge$ 2.8 V for 250 ms, the ADIS16477 reinitializes itself and starts producing data again.
3	SPI communication error. A 1 indicates that the total number of SCLK cycles is not equal to an integer multiple of 16. When this error occurs, repeat the previous communication sequence. Persistence in this error may indicate a weakness in the SPI service that the ADIS16477 is receiving from the system it is supporting.
2	Flash memory update failure. A 1 indicates that the most recent flash memory update (Register GLOB_CMD, Bit 3, see Table 113) failed. If this error occurs, ensure that VDD $\geq$ 3 V and repeat the update attempt. If this error persists, replace the ADIS16477.
1	Data path overrun. A 1 indicates that one of the data paths experienced an overrun condition. If this error occurs, initiate a reset using the RST pin (see Table 5, Pin F3) or Register GLOB_CMD, Bit 7 (see Table 113).
0	Reserved

The DIAG\_STAT register (see Table 9 and Table 10) provides error flags for monitoring the integrity and operation of the ADIS16477. Reading this register causes all of its bits to return to 0. The error flags in DIAG\_STAT are sticky, meaning that, when they raise to a 1, they remain there until a read request clears them. If an error condition persists, the flag (bit) automatically returns to an alarm value of 1.

## **GYROSCOPE DATA**

The gyroscopes in the ADIS16477 measure the angular rate of rotation around three orthogonal axes (x, y, and z). Figure 30 shows the orientation of each gyroscope axis, along with the direction of rotation that produces a positive response in each of their measurements.




Figure 30. Gyroscope Axis and Polarity Assignments

Each gyroscope has two output data registers. Figure 31 shows how these two registers combine to support a 32-bit, twos complement data format for the x-axis gyroscope measurements. This format also applies to the y- and z-axes.




Figure 31. Gyroscope Output Data Structure

### Gyroscope Measurement Range/Scale Factor

Table 11 provides the range and scale factor for the angular rate (gyroscope) measurements in each ADIS16477 model.

Table 11. Gyroscope Measurement Range and Scale Factor	rs
--	----

Model	Range, ±ω <sub>MAX</sub> (°/sec)	Scale Factor, K <sub>G</sub> (°/sec/LSB)
ADIS16477-1BMLZ	±125	0.00625
ADIS16477-2BMLZ	±500	0.025
ADIS16477-3BMLZ	±2000	0.1

### Gyroscope Data Formatting

Table 12 and Table 13 offer various numerical examples that demonstrate the format of the rotation rate data in both 16-bit and 32-bit formats.

### Table 12. 16-Bit Gyroscope Data Format Examples

Tuble 12: 10 Dit Gylobeope Duta Format Examples				
<b>Rotation Rate</b>	Decimal	Hex	Binary	
+ω <sub>мах</sub>	+20,000	0x4E20	0100 1110 0010 0000	
+2 K <sub>G</sub>	+2	0x0002	0000 0000 0000 0010	
+K <sub>G</sub>	+1	0x0001	0000 0000 0000 0001	
0°/sec	0	0x0000	0000 0000 0000 0000	
-K <sub>G</sub>	-1	0xFFFF	1111 1111 1111 1111	
-2 K <sub>G</sub>	-2	0xFFFE	1111 1111 1111 1110	
$-\omega_{MAX}$	-20,000	0xB1E0	1011 0001 1110 0000	

### Table 13. 32-Bit Gyroscope Data Format Examples

Rotation Rate (°/sec)	Decimal	Hex
$+\omega_{MAX}$	+1,310,720,000	0x4E200000
+K <sub>G</sub> /2 <sup>15</sup>	+2	0x0000002
$+K_{G}/2^{16}$	+1	0x00000001
0	0	0x0000000
-K <sub>G</sub> /2 <sup>16</sup>	-1	0xFFFFFFF
-K <sub>G</sub> /2 <sup>15</sup>	-2	0xFFFFFFE
$-\omega_{MAX}$	-1,310,720,000	0xB1E00000

### X-Axis Gyroscope (X\_GYRO\_LOW and X\_GYRO\_OUT)

#### Table 14. X\_GYRO\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x04, 0x05	Not applicable	R	No

#### Table 15. X\_GYRO\_LOW Bit Definitions

Bits	Description	
[15:0]	X-axis gyroscope data; additional resolution bits	

#### Table 16. X\_GYRO\_OUT Register Definition

Addresses Default		Access	Flash Backup
0x06, 0x07 Not applicable		R	No

#### Table 17. X\_GYRO\_OUT Bit Definitions

Bits	Description
[15:0]	X-axis gyroscope data; high word; twos complement,
	$0^{\circ}$ /sec = 0x0000, 1 LSB = K <sub>G</sub> (See Table 11 for K <sub>G</sub> )

The X\_GYRO\_LOW (see Table 14 and Table 15) and X\_GYRO\_ OUT (see Table 16 and Table 17) registers contain the gyroscope data for the x-axis.

#### Y-Axis Gyroscope (Y\_GYRO\_LOW and Y\_GYRO\_OUT)

#### Table 18. Y\_GYRO\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x08, 0x09	Not applicable	R	No

#### Table 19. Y\_GYRO\_LOW Bit Definitions

Bits	Description
[15:0]	Y-axis gyroscope data; additional resolution bits

#### Table 20. Y\_GYRO\_OUT Register Definition

	р
0x0A, 0x0B Not applicable R No	

#### Table 21. Y\_GYRO\_OUT Bit Definitions

Bits	Description	
[15:0]	Y-axis gyroscope data; high word; twos complement,	
	$0^{\circ}$ /sec = 0x0000, 1 LSB = K <sub>G</sub> (see Table 11 for K <sub>G</sub> )	

The Y\_GYRO\_LOW (see Table 18 and Table 19) and Y\_GYRO\_ OUT (see Table 20 and Table 21) registers contain the gyroscope data for the y-axis.

#### Z-Axis Gyroscope (Z\_GYRO\_LOW and Z\_GYRO\_OUT)

#### Table 22. Z\_GYRO\_LOW Register Definition

Addresses Default		Access	Flash Backup	
0x0C, 0x0D Not applicable		R	No	

#### Table 23. Z\_GYRO\_LOW Bit Definitions

Bits	Description	
[15:0]	Z-axis gyroscope data; additional resolution bits	

#### Table 24. Z\_GYRO\_OUT Register Definition

Addresses Default		Access	Flash Backup
0x0E, 0x0F Not applicable		R	No

#### Table 25. Z\_GYRO\_OUT Bit Definitions

Bits Description	
[15:0]	Z-axis gyroscope data; high word; twos complement, $0^{\circ}$ /sec = 0x0000, 1 LSB = K <sub>G</sub> (see Table 11 for K <sub>G</sub> )

The Z\_GYRO\_LOW (see Table 22 and Table 23) and Z\_GYRO\_ OUT (see Table 24 and Table 25) registers contain the gyroscope data for the z-axis.

#### **Acceleration Data**

The accelerometers in the ADIS16477 measure both dynamic and static (response to gravity) acceleration along the same three orthogonal axes that define the axes of rotation for the gyroscopes (x, y, and z). Figure 32 shows the orientation of each accelerometer axis, along with the direction of acceleration that produces a positive response in each of their measurements.





Figure 32. Accelerometer Axis and Polarity Assignments

Each accelerometer has two output data registers. Figure 33 shows how these two registers combine to support a 32-bit, twos complement data format for the x-axis accelerometer measurements. This format also applies to the y- and z-axes.



#### Accelerometer Resolution

Table 26 and Table 27 offer various numerical examples that demonstrate the format of the linear acceleration data in both 16-bit and 32-bit formats.

#### Table 26. 16-Bit Accelerometer Data Format Examples

Acceleration	Decimal	Hex	Binary
+40 g	+32,000	0x7D00	0111 1101 0000 0000
+2.5 m <i>g</i>	+2	0x0002	0000 0000 0000 0010
+1.25 m <i>g</i>	+1	0x0001	0000 0000 0000 0001
0 m <i>g</i>	0	0x0000	0000 0000 0000 0000
–1.25 m <i>g</i>	-1	0xFFFF	1111 1111 1111 1111
–2.5 m <i>g</i>	-2	0xFFFE	1111 1111 1111 1110
-40 g	-32,000	0x8300	1000 0011 0000 0000

#### Table 27. 32-Bit Accelerometer Data Format Examples

Acceleration	Decimal	Hex
+40 g	+2,097,152,000	0x7D000000
+1.25/2 <sup>15</sup> mg	+2	0x0000002
+1.25/2 <sup>16</sup> mg	+1	0x0000001
0	0	0x0000000
–1.25/2 <sup>16</sup> m <i>g</i>	-1	0xFFFFFFF
–1.25/2 <sup>15</sup> mg	-2	0xFFFFFFE
-40 g	-2,097,152,000	0x83000000

### X-Axis Accelerometer (X\_ACCL\_LOW and X\_ACCL\_OUT)

#### Table 28. X\_ACCL\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x10, 0x11	Not applicable	R	No

#### Table 29. X\_ACCL\_LOW Bit Definitions

Bits	Description
[15:0]	X-axis accelerometer data; additional resolution bits

#### Table 30. X\_ACCL\_OUT Register Definition

Addresses	Default	Access	Flash Backup
0x12, 0x13	Not applicable	R	No

### Table 31. X\_ACCL\_OUT Bit Definitions

Bits	Description
[15:0]	X-axis accelerometer data, high word; twos complement,
	±40 <i>g</i> range; 0 <i>g</i> = 0x0000, 1 LSB = 1.25 m <i>g</i>

The X\_ACCL\_LOW (see Table 28 and Table 29) and X\_ACCL\_ OUT (see Table 30 and Table 31) registers contain the accelerometer data for the x-axis.

### Y-Axis Accelerometer (Y\_ACCL\_LOW and Y\_ACCL\_OUT)

#### Table 32. Y\_ACCL\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x14, 0x15	Not applicable	R	No
· · · ·			

### Table 33. Y\_ACCL\_LOW Bit Definitions

Bits	Description
[15:0]	Y-axis accelerometer data; additional resolution bits

### Table 34. Y\_ACCL\_OUT Register Definition

Addresses	Default	Access	Flash Backup
0x16, 0x17	Not applicable	R	No

### Table 35. Y\_ACCL\_OUT Bit Definitions

Bits	Description
[15:0]	Y-axis accelerometer data, high word; twos complement,
	±40 <i>g</i> range; 0 <i>g</i> = 0x0000, 1 LSB = 1.25 m <i>g</i>

The Y\_ACCL\_LOW (see Table 32 and Table 33) and Y\_ACCL\_ OUT (see Table 34 and Table 35) registers contain the accelerometer data for the y-axis.

## Z-Axis Accelerometer (Z\_ACCL\_LOW and Z\_ACCL\_OUT)

### Table 36. Z\_ACCL\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x18, 0x19	Not applicable	R	No

#### Table 37. Z\_ACCL\_LOW Bit Definitions

Bits	Description
[15:0]	Z-axis accelerometer data; additional resolution bits

#### Table 38. Z\_ACCL\_OUT Register Definition

Addresses	Default	Access	Flash Backup
0x1A, 0x1B	Not applicable	R	No

#### Table 39. Z\_ACCL\_OUT Bit Definitions

Bits	Description
[15:0]	Z-axis accelerometer data, high word; twos complement,
	±40 <i>g</i> range; 0 <i>g</i> = 0x0000, 1 LSB = 1.25 m <i>g</i>

The Z\_ACCL\_LOW (see Table 36 and Table 37) and Z\_ACCL\_ OUT (see Table 38 and Table 39) registers contain the accelerometer data for the z-axis.

#### Internal Temperature (TEMP\_OUT)

#### Table 40. TEMP\_OUT Register Definition

Addresses	Default	Access	Flash Backup
0x1C, 0x1D	Not applicable	R	No

## Table 41. TEMP\_OUT Bit Definitions

Bits	Description
[15:0]	Temperature data; twos complement, 1 LSB = 0.1°C, 0°C = 0x0000

The TEMP\_OUT register (see Table 40 and Table 41) provides a coarse measurement of the temperature inside of the ADIS16477. This data is most useful for monitoring relative changes in the thermal environment.

#### Table 42. TEMP\_OUT Data Format Examples

Temperature (°C)	Decimal	Hex	Binary
+105	+1050	0x041A	0000 0100 0001 1010
+25	+250	0x00FA	0000 0000 1111 1010
+0.2	+2	0x0002	0000 0000 0000 0010
+0.1	+1	0x0001	0000 0000 0000 0001
+0	0	0x0000	0000 0000 0000 0000
+0.1	-1	0xFFFF	1111 1111 1111 1111
+0.2	-2	0xFFFE	1111 1111 1111 1110
-40	-400	0xFE70	1111 1110 0111 0000

### Time Stamp (TIME\_STAMP)

Table 13 TIME	STAMP Register Definition
	STAMI Register Demition

Addresses	Default	Access	Flash Backup
0x1E, 0x1F	Not applicable	R	No

#### Table 44. TIME\_STAMP Bit Definitions

Bits	Description
[15:0]	Time from the last pulse on the SYNC pin; offset binary format, 1 LSB = 49.02 $\mu s$

The TIME\_STAMP register (see Table 43 and Table 44) works in conjunction with scaled sync mode (Register MSC\_CTRL, Bits[4:2] = 010, see Table 105). The 16-bit number in TIME\_ STAMP contains the time associated with the last sample in each data update relative to the most recent edge of the clock signal in the SYNC pin. For example, when the value in the UP\_SCALE register (see Table 107) represents a scale factor of 20, DEC\_RATE = 0, and the external SYNC rate = 100 Hz, the following time stamp sequence results: 0 LSB, 10 LSB, 21 LSB, 31 LSB, 41 LSB, 51 LSB, 61 LSB, 72 LSB, ..., 194 LSB for the 20th sample, which translates to 0 µs, 490 µs, ..., 9510 µs, the time from the first SYNC edge.

### Data Update Counter (DATA\_CNTR)

#### Table 45. DATA\_CNTR Register Definition

Addresses	Default	Access	Flash Backup
0x22, 0x23	Not applicable	R	No

#### Table 46. DATA\_CNTR Bit Definitions

Bits	Description
[15:0]	Data update counter, offset binary format

When the ADIS16477 goes through its power-on sequence or when it recovers from a reset command, DATA\_CNTR (see Table 45 and Table 46) starts with a value of 0x0000 and increments every time new data loads into the output registers. When the DATA\_CNTR value reaches 0xFFFF, the next data update causes it to wrap back around to 0x0000, where it continues to increment every time new data loads into the output registers.

## **DELTA ANGLES**

In addition to the angular rate of rotation (gyroscope) measurements around each axis (x, y, and z), the ADIS16477 also provides delta angle measurements that represent a calculation of angular displacement between each sample update.




Figure 34. Delta Angle Axis and Polarity Assignments

The delta angle outputs represent an integration of the gyroscope measurements and use the following formula for all three axes (x-axis displayed):

$$\Delta \Theta_{x,nD} = \frac{1}{2 \times f_S} \times \sum_{d=0}^{D-1} \left( \omega_{x,nD+d} + \omega_{x,nD+d-1} \right)$$

where:

*D* is the decimation rate (DEC\_RATE + 1, see Table 109).  $f_S$  is the sample rate.

*d* is the incremental variable in the summation formula.  $\omega_X$  is the x-axis rate of rotation (gyroscope). *n* is the sample time, prior to the decimation filter.

When using the internal sample clock,  $f_s$  is equal to a nominal rate of 2000 SPS. For better precision in this measurement, measure the internal sample rate ( $f_s$ ) using the data ready signal on the DR pin (DEC\_RATE = 0x0000, see Table 108), divide each delta angle result (from the delta angle output registers) by the data ready frequency and multiply it by 2000. Each axis of the delta angle measurements has two output data registers. Figure 35 shows how these two registers combine to support a 32-bit, twos complement data format for the x-axis delta angle measurements. This format also applies to the y- and z-axes.



## Delta Angle Measurement Range

Table 47 shows the measurement range and scale factor for each ADIS16477 model.

Model	Measurement Range, $\pm \Delta \Theta_{MAX}$ (°)
ADIS16477-1BMLZ	±360
ADIS16477-2BMLZ	±720
ADIS16477-3BMLZ	±2160

## X-Axis Delta Angle (X\_DELTANG\_LOW and X\_DELTANG\_OUT)

#### Table 48. X\_DELTANG\_LOW Register Definitions

Addresses	Default	Access	Flash Backup
0x24, 0x25	Not applicable	R	No

#### Table 49. X\_DELTANG\_LOW Bit Definitions

Bits	Description
[15:0]	X-axis delta angle data; low word

Table 50. X	_DELTANG_	OUT	<sup>°</sup> Register	r Definitions

Addresses	Default	Access	Flash Backup
0x26, 0x27	Not applicable	R	No

#### Table 51. X\_DELTANG\_OUT Bit Definitions

Bits	Description
[15:0]	X-axis delta angle data; twos complement, $0^{\circ} = 0x0000$ , 1 LSB = $\Delta \Theta_{MAX}/2^{15}$ (see Table 47 for $\Delta \Theta_{MAX}$ )
	I LOD – DOMAX/2 (SEE TADIE 47 TOT DOMAX)

The X\_DELTANG\_LOW (see Table 48 and Table 49) and X\_DELTANG\_OUT (see Table 50 and Table 51) registers contain the delta angle data for the x-axis.

## Y-Axis Delta Angle (Y\_DELTANG\_LOW and Y\_DELTANG\_OUT)

Addresses	Default	Access	Flash Backup
0x28, 0x29	Not applicable	R	No

Bits	Description
[15:0]	Y-axis delta angle data; low word

#### Table 54. Y\_DELTANG\_OUT Register Definitions

Addresses	Default	Access	Flash Backup
0x2A, 0x2B	Not applicable	R	No

#### Table 55. Y\_DELTANG\_OUT Bit Definitions

Bits D	Description
[15:0] Y-	-axis delta angle data; twos complement, 0° = 0x0000,
1	LSB = ΔΘ <sub>MAX</sub> /2 <sup>15</sup> (see Table 47 for ΔΘ <sub>MAX</sub> )

The Y\_DELTANG\_LOW (see Table 52 and Table 53) and Y\_DELTANG\_OUT (see Table 54 and Table 55) registers contain the delta angle data for the y-axis.

## *Z*-Axis Delta Angle (*Z*\_DELTANG\_LOW and *Z*\_DELTANG\_OUT)

Addresses	Default	Access	Flash Backup
0x2C, 0x2D	Not applicable	R	No

### Table 57. Z\_DELTANG\_LOW Bit Definitions

Bits	Description
[15:0]	Z-axis delta angle data; low word

## Table 58. Z\_DELTANG\_OUT Register Definitions

Addresses	Default	Access	Flash Backup
0x2E, 0x2F	Not applicable	R	No

#### Table 59. Z\_DELTANG\_OUT Bit Definitions

Bits	Description
[15:0]	Z-axis delta angle data; twos complement, $0^\circ = 0x0000$ ,
	1 LSB = $\Delta \Theta_{MAX}/2^{15}$ (see Table 47 for $\Delta \Theta_{MAX}$ )

The Z\_DELTANG\_LOW (see Table 56 and Table 57) and Z\_DELTANG\_OUT (see Table 58 and Table 59) registers contain the delta angle data for the z-axis.

### **Delta Angle Resolution**

Table 60 and Table 61 show various numerical examples that demonstrate the format of the delta angle data in both 16-bit and 32-bit formats.

## Table 60. 16-Bit Delta Angle Data Format Examples

Delta Angle (°)	Decimal	Hex	Binary
$\Delta \Theta_{MAX} \times (2^{15} - 1)/2^{15}$	+32,767	0x7FFF	0111 1111 1110 1111
$+\Delta\Theta_{MAX}/2^{14}$	+2	0x0002	0000 0000 0000 0010
$+\Delta\Theta_{MAX}/2^{15}$	+1	0x0001	0000 0000 0000 0001
0	0	0x0000	0000 0000 0000 0000
$-\Delta\Theta_{MAX}/2^{15}$	-1	0xFFFF	1111 1111 1111 1111
$-\Delta\Theta_{MAX}/2^{14}$	-2	0xFFFE	1111 1111 1111 1110
$-\Delta\Theta_{MAX}$	-32,768	0x8000	1000 0000 0000 0000

#### Table 61. 32-Bit Delta Angle Data Format Examples

Delta Angle (°)	Decimal	Hex
$+\Delta\Theta_{MAX} \times (2^{31} - 1)/2^{31}$	+2,147,483,647	0x7FFFFFFF
$+\Delta\Theta_{MAX}/2^{30}$	+2	0x0000002
$+\Delta\Theta_{MAX}/2^{31}$	+1	0x0000001
0	0	0x00000000
$-\Delta\Theta_{MAX}/2^{31}$	-1	0xFFFFFFF
$-\Delta\Theta_{MAX}/2^{30}$	-2	0xFFFFFFE
$-\Delta\Theta_{MAX}$	-2,147,483,648	0x80000000

## **DELTA VELOCITY**

In addition to the linear acceleration measurements along each axis (x, y, and z), the ADIS16477 also provides delta velocity measurements that represent a calculation of linear velocity change between each sample update.




Figure 36. Delta Velocity Axis and Polarity Assignments

The delta velocity outputs represent an integration of the acceleration measurements and use the following formula for all three axes (x-axis displayed):

$$\Delta V_{x,nD} = \frac{1}{2 \times f_{S}} \times \sum_{d=0}^{D-1} \left( a_{x,nD+d} + a_{x,nD+d-1} \right)$$

where:

*x* is the x-axis.

*n* is the sample time, prior to the decimation filter.

*D* is the decimation rate (DEC\_RATE + 1, see Table 109).

 $f_s$  is the sample rate.

*d* is the incremental variable in the summation formula.  $a_x$  is the x-axis acceleration.

When using the internal sample clock,  $f_s$  is equal to a nominal rate of 2000 SPS. For better precision in this measurement, measure the internal sample rate ( $f_s$ ) using the data ready signal on the DR pin (DEC\_RATE = 0x0000, see Table 108), divide each delta angle result (from the delta angle output registers) by the data ready frequency and multiply it by 2000. Each axis of the delta velocity measurements has two output data registers. Figure 37 shows how these two registers combine to support 32-bit, twos complement data format for the delta velocity measurements along the x-axis. This format also applies to the y- and z-axes.



Figure 37. Delta Angle Output Data Structure

## X-Axis Delta Velocity (X\_DELTVEL\_LOW and X\_DELTVEL\_OUT)

#### Table 62. X\_DELTVEL\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x30, 0x31	Not applicable	R	No

#### Table 63. X\_DELTVEL\_LOW Bit Definitions

Bits	Description
[15:0]	X-axis delta velocity data; additional resolution bits

#### Table 64. X\_DELTVEL\_OUT Register Definition

Addresses	Default	Access	Flash Backup
0x32, 0x33	Not applicable	R	No

#### Table 65. X\_DELTVEL\_OUT Bit Definitions

Bits	Description
[15:0]	X-axis delta velocity data; twos complement, $\pm 400 \text{ m/sec}$ range, 0 m/sec = 0x0000;
	$1 \text{ LSB} = 400 \text{ m/sec} \div 2^{15} = \sim 0.01221 \text{ m/sec}$

The X\_DELTVEL\_LOW (see Table 62 and Table 63) and X\_DELTVEL\_OUT (see Table 64 and Table 65) registers contain the delta velocity data for the x-axis.

## Y-Axis Delta Velocity (Y\_DELTVEL\_LOW and Y\_DELTVEL\_OUT)

#### Table 66. Y\_DELTVEL\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x34, 0x35	Not applicable	R	No

#### Table 67. Y\_DELTVEL\_LOW Bit Definitions

Bits	Description
[15:0]	Y-axis delta velocity data; additional resolution bits

#### Table 68. Y\_DELTVEL\_OUT Register Definition

Addresses	Default	Access	Flash Backup
0x36, 0x37	Not applicable	R	No

#### Table 69. Y\_DELTVEL\_OUT Bit Definitions

Bits	Description
[15:0]	Y-axis delta velocity data; twos complement,
	$\pm$ 400 m/sec range, 0 m/sec = 0x0000;
	1 LSB = 400 m/sec ÷ 2 <sup>15</sup> = ~0.01221 m/sec

The Y\_DELTVEL\_LOW (see Table 66 and Table 67) and Y\_DELTVEL\_OUT (see Table 68 and Table 69) registers contain the delta velocity data for the y-axis.

## *Z*-Axis Delta Velocity (*Z*\_DELTVEL\_LOW and *Z*\_DELTVEL\_OUT)

#### Table 70. Z\_DELTVEL\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x38, 0x39	Not applicable	R	No

#### Table 71. Z\_DELTVEL\_LOW Bit Definitions

Bits	Description	
[15:0]	Z-axis delta velocity data; additional resolution bits	

#### Table 72. Z\_DELTVEL\_OUT Register Definition

Addresses		Default	Access	Flash Backup
	0x3A, 0x3B	Not applicable	R	No

#### Table 73. Z\_DELTVEL\_OUT Bit Definitions

Bits	Description
	Z-axis delta velocity data; twos complement, $\pm$ 400 m/sec range, 0 m/sec = 0x0000;
	1 LSB = 400 m/sec ÷ 2 <sup>15</sup> = ~0.01221 m/sec

The Z\_DELTVEL\_LOW (see Table 70 and Table 71) and Z\_DELTVEL\_OUT (see Table 72 and Table 73) registers contain the delta velocity data for the z-axis.

### Delta Velocity Resolution

Table 74 and Table 75 offer various numerical examples that demonstrate the format of the delta velocity data in both 16-bit and 32-bit formats.

#### Table 74. 16-Bit Delta Velocity Data Format Examples

Velocity (m/sec)	Decimal	Hex	Binary
$+400 \times (2^{15} - 1)/2^{15}$	+32,767	0x7FFF	0111 1111 1111 1111
+400/214	+2	0x0002	0000 0000 0000 0010
+400/215	+1	0x0001	0000 0000 0000 0001
0	0	0x0000	0000 0000 0000 0000
-400/215	-1	0xFFFF	1111 1111 1111 1111
-400/214	-2	0xFFFE	1111 1111 1111 1110
-400	-32,768	0x8000	1000 0000 0000 0000

#### Table 75. 32-Bit Delta Velocity Data Format Examples

Velocity (m/sec)	Decimal	Hex
$+400 \times (2^{31} - 1)/2^{31}$	+2,147,483,647	0x7FFFFFFF
+400/230	+2	0x0000002
+400/231	+1	0x00000001
0	0	0x00000000
-400/2 <sup>31</sup>	-1	0xFFFFFFFF
-400/230	-2	0xFFFFFFE
-400	+2,147,483,648	0x80000000

## CALIBRATION

The signal chain of each inertial sensor (accelerometers and gyroscopes) includes the application of unique correction formulas, which are derived from extensive characterization of bias, sensitivity, alignment, response to linear acceleration (gyroscopes), and point of percussion (accelerometer location) over a temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C, for each ADIS16477. These correction formulas are not accessible, but users do have the opportunity to adjust the bias for each sensor individually through user accessible registers. These correction formulas in the signal chain, which processes at a rate of 2000 Hz when using the internal sample clock.

## Calibration, Gyroscope Bias (XG\_BIAS\_LOW and XG\_BIAS\_HIGH)

#### Table 76. XG\_BIAS\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x40, 0x41	0x0000	R/W	Yes

Table 77. XG_BIAS_LOW Bit Definitions		
Bits	Description	
[15:0]	X-axis gyroscope offset correction; lower word	

#### Table 78. XG\_BIAS\_HIGH Register Definition

Addresses	Default	Access	Flash Backup
0x42, 0x43	0x0000	R/W	Yes

#### Table 79. XG\_BIAS\_HIGH Bit Definitions

Bits	Description
[15:0]	X-axis gyroscope offset correction factor, upper word

The XG\_BIAS\_LOW (see Table 76 and Table 77) and XG\_BIAS\_ HIGH (see Table 78 and Table 79) registers combine to allow users to adjust the bias of the x-axis gyroscopes. The data format examples in Table 12 also apply to the XG\_BIAS\_HIGH register, and the data format examples in Table 13 apply to the 32-bit combination of the XG\_BIAS\_LOW and XG\_BIAS\_HIGH registers. See Figure 38 for an illustration of how these two registers combine and influence the x-axis gyroscope measurements.




Figure 38. User Calibration Signal Path, Gyroscopes

## Calibration, Gyroscope Bias (YG\_BIAS\_LOW and YG\_BIAS\_HIGH)

#### Table 80. YG\_BIAS\_LOW Register Definition

Addresses		Default	Access	Flash Backup	
0x44, 0x45 0x0000 R/W Yes				Yes	
Table 81. YG_BIAS_LOW Bit Definitions					
Bits	its Description				
[15:0]	Y-axis gyroscope offset correction; lower word				

#### Table 82. YG\_BIAS\_HIGH Register Definition

Addresses	Default	Access	Flash Backup
0x46, 0x47	0x0000	R/W	Yes

Table 83. YG_BIAS_HIGH Bit Definitions		
Bits	Description	
[15:0]	Y-axis gyroscope offset correction factor, upper word	

The YG\_BIAS\_LOW (see Table 80 and Table 81) and YG\_BIAS\_ HIGH (see Table 82 and Table 83) registers combine to allow users to adjust the bias of the y-axis gyroscopes. The data format examples in Table 12 also apply to the YG\_BIAS\_HIGH register, and the data format examples in Table 13 apply to the 32-bit combination of the YG\_BIAS\_LOW and YG\_BIAS\_HIGH registers. These registers influence the y-axis gyroscope measurements in the same manner that the XG\_BIAS\_LOW and XG\_BIAS\_HIGH registers influence the x-axis gyroscope measurements (see Figure 38).

## Calibration, Gyroscope Bias (ZG\_BIAS\_LOW and ZG\_BIAS\_HIGH)

### Table 84. ZG\_BIAS\_LOW Register Definition

Table 84. ZG_BIAS_LOW Register Definition				
Addre	sses	Default	Access	Flash Backup
0x48, 0	x49	0x0000	R/W	Yes
Table 85. ZG_BIAS_LOW Bit Definitions				
Bits	Descrip	Description		
[15:0]	Z-axis gy	roscope offset	correction; l	ower word
Table 86. ZG_BIAS_HIGH Register Definition				
Addresses Default Access Flash Backup				
0x4A, 0x4B 0x000		0x0000	R/W	Yes
Table 87. ZG_BIAS_HIGH Bit Definitions				
Bits	Description			
[15:0]	Z-axis gyroscope offset correction factor, upper word			
		OW/ T11	04 17711	05) 170 DIAG

The ZG\_BIAS\_LOW (see Table 84 and Table 85) and ZG\_BIAS\_ HIGH (see Table 86 and Table 87) registers combine to allow users to adjust the bias of the z-axis gyroscopes. The data format examples in Table 12 also apply to the ZG\_BIAS\_HIGH register, and the data format examples in Table 13 apply to the 32-bit combination of the ZG\_BIAS\_LOW and ZG\_BIAS\_HIGH registers. These registers influence the z-axis gyroscope measurements in the same manner that the XG\_BIAS\_LOW and XG\_BIAS\_HIGH registers influence the x-axis gyroscope measurements (see Figure 38).

## Calibration, Accelerometer Bias (XA\_BIAS\_LOW and XA\_BIAS\_HIGH)

#### Table 88. XA\_BIAS\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x4C, 0x4D	0x0000	R/W	Yes

## Table 89. XA\_BIAS\_LOW Bit Definitions

Bits	Description
[15:0]	X-axis accelerometer offset correction; lower word

### Table 90. XA\_BIAS\_HIGH Register Definition

—	—	0	
Addresses	Default	Access	Flash Backup
0x4E, 0x4F	0x0000	R/W	Yes

### Table 91. XA\_BIAS\_HIGH Bit Definitions

Bits	Description
[15:0]	X-axis accelerometer offset correction, upper word

The XA\_BIAS\_LOW (see Table 88 and Table 89) and XA\_BIAS\_ HIGH (see Table 90 and Table 91) registers combine to allow users to adjust the bias of the x-axis accelerometers. The data format examples in Table 26 also apply to the XA\_BIAS\_HIGH register, and the data format examples in Table 27 apply to the 32-bit combination of the XA\_BIAS\_LOW and XA\_BIAS\_HIGH registers. See Figure 39 for an illustration of how these two registers combine and influence the x-axis gyroscope measurements.




Figure 39. User Calibration Signal Path, Accelerometers

## Calibration, Accelerometer Bias (YA\_BIAS\_LOW and YA\_BIAS\_HIGH)

#### Table 92. YA\_BIAS\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x50, 0x51	0x0000	R/W	Yes

### Table 93. YA\_BIAS\_LOW Bit Definitions

Bits	Description
[15:0]	Y-axis accelerometer offset correction; lower word

#### Table 94. YA\_BIAS\_HIGH Register Definition

Addresses	Default	Access	Flash Backup
0x52, 0x53	0x0000	R/W	Yes

### Table 95. YA\_BIAS\_HIGH Bit Definitions

Bits	Description
------	-------------

[15:0]	Y-axis accelerometer offset correction, upper word
--------	--

The YA\_BIAS\_LOW (see Table 92 and Table 93) and YA\_BIAS\_ HIGH (see Table 94 and Table 95) registers combine to allow users to adjust the bias of the y-axis accelerometers. The data format examples in Table 26 also apply to the YA\_BIAS\_HIGH register, and the data format examples in Table 27 apply to the 32bit combination of the YA\_BIAS\_LOW and YA\_BIAS\_HIGH registers. These registers influence the y-axis accelerometer measurements in the same manner that the XA\_BIAS\_LOW and XA\_BIAS\_HIGH registers influence the x-axis accelerometer measurements (see Figure 39).

## Calibration, Accelerometer Bias (ZA\_BIAS\_LOW and ZA\_BIAS\_HIGH)

### Table 96. ZA\_BIAS\_LOW Register Definition

Addresses	Default	Access	Flash Backup
0x54, 0x55	0x0000	R/W	Yes

#### Table 97. ZA\_BIAS\_LOW Bit Definitions

Bits	Description
[15:0]	Z-axis accelerometer offset correction; lower word
[15:0]	Z-axis acceleroffieter offset correction; lower word

## Table 98. ZA\_BIAS\_HIGH Register Definition

Addresses	Default	Access	Flash Backup
0x56, 0x57	0x0000	R/W	Yes

#### Table 99. ZA\_BIAS\_HIGH Bit Definitions

Bits	Description	
[15:0]	Z-axis accelerometer offset correction, upper word	

The ZA\_BIAS\_LOW (see Table 96 and Table 97) and ZA\_BIAS\_ HIGH (see Table 98 and Table 99) registers combine to allow users to adjust the bias of the z-axis accelerometers. The data format examples in Table 26 also apply to the ZA\_BIAS\_HIGH register, and the data format examples in Table 27 apply to the 32bit combination of the ZA\_BIAS\_LOW and ZA\_BIAS\_HIGH registers. These registers influence the z-axis accelerometer measurements in the same manner that the XA\_BIAS\_LOW and XA\_BIAS\_HIGH registers influence the x-axis accelerometer measurements (see Figure 39).

### Filter Control Register (FILT\_CTRL)

#### Table 100. FILT\_CTRL Register Definition

Addresses	Default	Access	Flash Backup
0x5C, 0x5D	0x0000	R/W	Yes
Table 101 EU T	CTRI Bit D	efinitions	

Bits	Description	
[15:3]	Not used	
[2:0]	Filter Size Variable B, number of taps in each stage; $N = 2^{B}$	

The FILT\_CTRL register (see Table 100 and Table 101) provides user controls for the Bartlett window FIR filter (see Figure 16), which contains two cascaded averaging filters. For example, use the following sequence to set Register FILT\_CTRL, Bits[2:0] = 0100, which sets each stage to have 16 taps: 0xCC04 and 0xCD00. Figure 40 provides the frequency response for several settings in the FILT\_CTRL register.




Figure 40. Bartlett Window, FIR Filter Frequency Response (Phase Delay = N Samples)

5437-042