## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 300 MHz to 1100 MHz Balanced Mixer, LO Buffer, and RF Balun 

## Data Sheet

## FEATURES

RF frequency range of $\mathbf{3 0 0} \mathbf{~ M H z}$ to 1100 MHz
IF frequency range of $\mathbf{3 0} \mathbf{~ M H z}$ to 450 MHz
Power conversion loss: 6.2 dB
SSB noise figure of 7.2 dB
Input IP3 of $\mathbf{2 8} \mathbf{~ d B m}$
Typical LO interface return loss of 0 dBm
Single-ended, $50 \Omega$ RF and LO input ports
High isolation SPDT LO input switch
Typical single-supply operation: 3.3 V to 5 V
Exposed pad, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, 20-lead LFCSP

## APPLICATIONS

Cellular base station receivers
Transmit observation receivers
Radio link downconverters


NIC $=$ NOT INTERNALLY CONNECTED.
Figure 1.

## GENERAL DESCRIPTION

The ADL5369 uses a highly linear, doubly balanced passive mixer core along with integrated radio frequency (RF) and local oscillator (LO) balancing circuitry to allow single-ended operation. The ADL5369 incorporates an RF balun, allowing optimal performance over a 300 MHz to 1100 MHz RF input frequency range. The balanced passive mixer arrangement provides good LO to RF leakage, typically better than -25 dBm , and excellent intermodulation performance. The balanced mixer core also provides extremely high input linearity, allowing the device to be used in demanding cellular applications where in-band blocking signals may otherwise result in the degradation of dynamic performance. The passive mixer core yields a typical power conversion loss of 6.2 dB .

Rev. A

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADL5369 Evaluation Board


## DOCUMENTATION

## Data Sheet

- ADL5369: 300 MHz to 1100 MHz Balanced Mixer, LO Buffer, and RF Balun Data Sheet


## DESIGN RESOURCES $\square$

- ADL5369 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADL5369 EngineerZone Discussions.
SAMPLE AND BUY $\square$
Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Revision History ..... 2
Specifications .....  3
5 V Performance. .....  4
3.3 V Performance. ..... 4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions. .....  6
Typical Performance Characteristics ..... 7
5 V Performance Characteristics ..... 7
REVISION HISTORY
5/16-Rev. 0 to Rev. A
Changes to Specifications Section .....  3
Changes to 5 V Performance Section and 3.3 V Performance
Section .....  4
Changes to Table 5 .....  5
Added Thermal Resistance Section, Table 6, and Junction to Board
Thermal Impedance Section; Renumbered Sequentially .....  5
Changes to RF Frequency Section .....  7
Changes to Temperature Section .....  8
Changes to IF Frequency Section .....  9
Changes to LO Power and Spurious Performance Section. ..... 10
3.3 V Performance Characteristics ..... 14
Upconversion Characteristics ..... 15
Spurious Performance ..... 16
Circuit Description ..... 17
RF Subsystem. ..... 17
LO Subsystem ..... 17
Applications Information ..... 19
Basic Connections ..... 19
IF Port ..... 19
Mixer VGS Control DAC ..... 19
Evaluation Board ..... 20
Outline Dimensions ..... 23
Ordering Guide ..... 23
Changes to Conversion Loss Distribution, Input IP3 Distribution, and Return Loss Section. ..... 11
Changes to Isolation, Leakage, Power Conversion Loss, Input IP3, and SSB Noise Figure Section ..... 12
Changes to 3.3 V Performance Characteristics Section ..... 14
Changes to Upconversion Characteristics Section ..... 15
Changes to 5 V Performance Section ..... 16
Change to Figure 45 ..... 19
Change to Figure 46 ..... 20
Changes to Table 8 ..... 21
1/16—Revision 0: Initial Version

## SPECIFICATIONS

Supply voltage $\left(V_{S}\right)=5 \mathrm{~V}$, supply current $\left(\mathrm{I}_{\mathrm{S}}\right)=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{R} 9=1.7 \mathrm{k} \Omega$, unless otherwise noted.

Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF INPUT INTERFACE <br> Return Loss <br> Input Impedance <br> RF Frequency Range | Tunable to >20 dB over a limited bandwidth | 300 | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ | 1100 | dB <br> $\Omega$ <br> MHz |
| OUTPUT INTERFACE <br> Output Impedance <br> IF Frequency Range DC Bias Voltage ${ }^{1}$ | Differential impedance, $\mathrm{f}=93 \mathrm{MHz}$ <br> Externally generated | $\begin{aligned} & 30 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 35.2\|\mid 11.9 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 450 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \mathrm{MHz} \\ & \mathrm{~V} \end{aligned}$ |
| LO INTERFACE <br> LO Power <br> Return Loss Input Impedance LO Frequency Range |  | $-6$ $330$ | $\begin{aligned} & 0 \\ & 16.5 \\ & 50 \end{aligned}$ | $\begin{aligned} & +10 \\ & 1550 \end{aligned}$ | dBm <br> dB <br> $\Omega$ <br> MHz |
| POWER-DOWN (PWDN) INTERFACE² <br> PWDN Threshold <br> Logic 0 Level <br> Logic 1 Level <br> PWDN Response Time <br> PWDN Input Bias Current | Device enabled, IF output to $90 \%$ of its final level <br> Device disabled, supply current $<5 \mathrm{~mA}$ <br> Device enabled <br> Device disabled | 1.4 | $\begin{aligned} & 1.0 \\ & \\ & 160 \\ & 220 \\ & 0.0 \\ & 70 \end{aligned}$ | 0.4 | V <br> V <br> V <br> ns <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |

[^0]
## 5 V PERFORMANCE

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, unless otherwise noted.

Table 3.

${ }^{1}$ Exceeding 20 dBm RF power results in damage to the device.

### 3.3 V PERFORMANCE

$\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=55 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{R} 9=226 \Omega$, VGS0 $=\mathrm{VGS} 1=0 \mathrm{~V}$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.

Table 4.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Power Conversion Loss SSB Noise Figure <br> IIP3 <br> IIP2 | Including 1:1 IF port transformer and PCB loss <br> $\mathrm{f}_{\mathrm{RF} 1}=449.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=451.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, each RF tone at -10 dBm <br> $\mathrm{f}_{\mathrm{RF} 1}=500 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, each RF tone at -10 dBm |  | $\begin{aligned} & 6.5 \\ & 7.4 \\ & 24 \\ & 53 \end{aligned}$ |  | dB <br> dB <br> dBm <br> dBm |
| POWER INTERFACE <br> Supply Voltage <br> Quiescent Current Power-Down Current | Resistor programmable Device disabled | 3.0 | $\begin{aligned} & 3.3 \\ & 55 \\ & 150 \end{aligned}$ | 3.6 | V <br> mA <br> $\mu \mathrm{A}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{s}}$ | 5.5 V |
| RF Input Level | 20 dBm |
| LO Input Level | 13 dBm |
| IFOP, IFON Bias Voltage | 6.0 V |
| VGSO, VGS1, LOSW, PWDN | 5.5 V |
| Internal Power Dissipation | 0.6 W |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec ) | $260^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right), \theta_{\mathrm{JB}}$ is the junction to board thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$, and $\theta_{\mathrm{Jc}}$ is the junction to case thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$. $\theta_{\mathrm{JC}}$ is determined by the mechanical design of the ADL5369 and is optimized to the lowest possible value. $\theta_{J A}$ and $\theta_{J B}$ are functions of the design of the PCB, and are under the control of the user. The data shown in Table 6 is based on a JEDEC standard design and is provided for comparison purposes.

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}{ }^{\mathbf{1}}$ | $\boldsymbol{\theta}_{\mathbf{J B}}{ }^{\mathbf{1}}$ | $\boldsymbol{\theta}_{\mathbf{J c}}{ }^{\mathbf{1}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| 20-Lead LFCSP | 25 | 14.74 | 1.08 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ See JEDEC Standard JESD51-2 for information on optimizing thermal impedance (PCB with $3 \times 3$ vias).

## Junction to Board Thermal Impedance

The junction to board thermal impedance $\left(\theta_{J B}\right)$ is the thermal impedance from the die to or near the component lead of the ADL5369. For the ADL5369, $\theta_{\mathrm{B}}$ was determined experimentally to be $14.74^{\circ} \mathrm{C} / \mathrm{W}$ with the device mounted on a 4 -layer circuit board (two of the layers being ground planes) in a configuration similar to that of the ADL5369-EVALZ evaluation board. Board size and complexity (number of layers) affect $\theta_{\mathbb{B}}$; more layers tend to reduce the thermal impedance slightly.
If the board temperature is known, use the junction to board thermal impedance to calculate die temperature (also known as junction temperature) to ensure that it does not exceed the specified limit of $150^{\circ} \mathrm{C}$. For example, if the board temperature is $85^{\circ} \mathrm{C}$, the die temperature is given by the equation

$$
T_{I}=T_{B}+\left(P_{D I S S} \times \theta_{J B}\right)
$$

where:
$T_{J}$ is the junction temperature.
$T_{B}$ is the board temperature measured at or near the component lead.
$P_{\text {DISS }}$ is the power dissipated from the device.
The typical worst case power dissipation for the ADL5369 is $522 \mathrm{~mW}(5.5 \mathrm{~V} \times 95 \mathrm{~mA})$. Therefore, $\mathrm{T}_{\mathrm{J}}$ is

$$
T_{J}=85^{\circ} \mathrm{C}+\left(0.522 \mathrm{~W} \times 14.74^{\circ} \mathrm{C} / \mathrm{W}\right)=92.70^{\circ} \mathrm{C}
$$

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VPMX | Positive Supply Voltage for the IF Amplifier. |
| 2 | RFIN | RF Input. This pin must be ac-coupled. |
| 3 | RFCT | RF Balun Center Tap (AC Ground). |
| $4,5,16$ | COMM | Device Common (DC Ground). |
| 6,8 | VLO3, VLO2 | Positive Supply Voltages for LO Amplifier. |
| 7 | LGM3 | LO Amplifier Bias Control. |
| 9 | LOSW | LO Switch. LOI1 is selected for 0 V, or LOI2 is selected for 3 V. |
| 10 | NIC | Not Internally Connected. |
| 11,15 | LOI1, LOI2 | LO Inputs. These pins must be ac-coupled. |
| 12,13 | VGS0, VGS1 | Mixer Gate Bias Controls (3 V Logic). Ground these pins for the nominal setting. |
| 14 | VPSW | Positive Supply Voltage for LO Switch. |
| 17 | PWDN | Power-Down. Connect this pin to ground for normal operation or connect this pin to 3.0 V for disable mode. |
| 18,19 | IFON, IFOP | Differential IF Outputs. |
| 20 | VCMI | No Connect. This pin can be grounded. |
|  | EPAD (EP) | Exposed Pad. The exposed pad must be soldered to ground. |

## TYPICAL PERFORMANCE CHARACTERISTICS

## 5 V PERFORMANCE CHARACTERISTICS

## RF Frequency

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 3. Supply Current vs. RF Frequency


Figure 4. Power Conversion Loss vs. RF Frequency


Figure 5. Input IP3 vs. RF Frequency


Figure 6. Input IP2 vs. RF Frequency


Figure 7. SSB Noise Figure vs. RF Frequency

## ADL5369

## Temperature

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{IS}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}=50 \Omega$, unless otherwise noted.


Figure 8. Supply Current vs. Temperature


Figure 9. Power Conversion Loss vs. Temperature


Figure 10. Input IP3 vs. Temperature


Figure 11. Input IP2 vs. Temperature


Figure 12. SSB Noise Figure vs. Temperature

## IF Frequency

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 13. Supply Current vs. IF Frequency


Figure 14. Power Conversion Loss vs. IF Frequency


Figure 15. Input IP3 vs. IF Frequency


Figure 16. Input IP2 vs. IF Frequency


Figure 17. SSB Noise Figure vs. IF Frequency

## ADL5369

## LO Power and Spurious Performance

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 18. Power Conversion Loss vs. LO Power


Figure 19. Input IP3 vs. LO Power


Figure 20. Input IP2 vs. LO Power


Figure 21. IF/2 Spurious vs. RF Frequency


Figure 22. IF/3 Spurious vs. RF Frequency

## Conversion Loss Distribution, Input IP3 Distribution, and Return Loss

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 23. Conversion Loss Distribution


Figure 24. Input IP3 Distribution


Figure 25. IF Port Return Loss


Figure 26. RF Port Return Loss, Fixed IF vs. Frequency


Figure 27. LO Return Loss vs. LO Frequency, Selected and Unselected

## ADL5369

## Isolation, Leakage, Power Conversion Loss, Input IP3, and SSB Noise Figure

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 28. LO Switch Isolation vs. RF Frequency


Figure 29. RF to IF Isolation vs. RF Frequency


Figure 30. LO to IF Leakage vs. LO Frequency


Figure 31. LO to RF Leakage vs. LO Frequency


Figure 32. 2LO Leakage vs. LO Frequency


Figure 33. 3LO Leakage vs. LO Frequency


Figure 34. Power Conversion Loss and SSB Noise Figure vs. RF Frequency


Figure 36. SSB Noise Figure vs. 10 MHz Offset Blocker Level


Figure 35. Input IP3 vs. RF Frequency

### 3.3 V PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=56 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{R} 9=226 \Omega$, VGS0 $=\mathrm{VGS} 1=0 \mathrm{~V}$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 37. Supply Current vs. RF Frequency


Figure 38. Power Conversion Loss vs. RF Frequency


Figure 39. Input IP3 vs. RF Frequency


Figure 40. Input IP2 vs. RF Frequency


Figure 41. SSB Noise Figure vs. RF Frequency

## Data Sheet

## ADL5369

## UPCONVERSION CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}}=93 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{RF}$ power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted.


Figure 42. Power Conversion Loss vs. RF Frequency, $V_{s}=5$ V, Upconversion


Figure 43. Input IP3 vs. RF Frequency, $V_{s}=5 \mathrm{~V}$, Upconversion

## ADL5369

## SPURIOUS PERFORMANCE

All spur tables are $\left(N \times f_{R F}\right)-\left(M \times f_{L O}\right)$ and were measured using the standard evaluation board. Mixer spurious products are measured in dBc from the IF output power level. Data was measured only for frequencies less than 6 GHz . Typical noise floor of the measurement system $=-100 \mathrm{dBm}$.

## 5 V Performance

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=84 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{RF}}=450 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=543 \mathrm{MHz}$, LO power $=0 \mathrm{dBm}, \mathrm{RF}$ power $=0 \mathrm{dBm}, \mathrm{VGS} 0=\mathrm{VGS} 1=0 \mathrm{~V}, \mathrm{R} 9=1.7 \mathrm{k} \Omega$, and $Z_{O}=50 \Omega$, unless otherwise noted.


## CIRCUIT DESCRIPTION

The ADL5369 consists of two primary components: the RF subsystem and the-LO subsystem. The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die, using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties. In addition, the need for external components is minimized, optimizing cost and size.

The RF subsystem consists of an integrated, low loss RF balun, passive metal-oxide semiconductor field-effect transistor (MOSFET) mixer, sum termination network, and IF amplifier.

The LO subsystem consists of a single pole, double throw (SPDT)terminated FET switch and a three-stage limiting LO amplifier. The purpose of the LO subsystem is to provide a large, fixed amplitude, balanced signal to drive the mixer independent of the level of the LO input.

A block diagram of the device is shown in Figure 44.


NIC $=$ NOT INTERNALLY CONNECTED.
Figure 44. Simplified Schematic

## RF SUBSYSTEM

The single-ended, $50 \Omega$ RF input is internally transformed to a balanced signal using a low loss ( $<1 \mathrm{~dB}$ ), unbalanced to balanced (balun) transformer. This transformer is made possible by an extremely low loss metal stack, which provides both excellent balance and dc isolation for the RF port. Although the port can be dc connected, using a blocking capacitor is recommended to avoid running excessive dc current through the device. The RF balun can easily support an RF input frequency range of 300 MHz to 1100 MHz .

The resulting balanced RF signal is applied to a passive mixer that commutates the RF input with the output of the LO subsystem. The passive mixer is essentially a balanced, low loss switch that adds minimum noise to the frequency translation. The only noise contribution from the mixer is due to the resistive loss of the switches, which is in the order of a few ohms.
Because the mixer is inherently broadband and bidirectional, it is necessary to properly terminate all the idler $(\mathrm{M} \times \mathrm{N}$ product) frequencies generated by the mixing process. Terminating the mixer avoids the generation of unwanted intermodulation products and reduces the level of unwanted signals at the IF output. This termination is accomplished by the addition of a sum network between the IF output and the mixer.
Additionally, dc current can be saved by reducing the dc supply voltage to as low as 3.3 V , further reducing the dissipated power of the device. Note that no performance enhancement is obtained by reducing the value of the resistors; reducing the value of the resistors may result in excessive dc power dissipation.

## LO SUBSYSTEM

The LO amplifier provides a large signal level to the mixer to obtain optimum intermodulation performance. The resulting amplifier provides extremely high performance centered on an operating frequency of 700 MHz . The best operation is achieved with high-side LO injection for RF signals in the 300 MHz to 1100 MHz range. Operation outside these ranges is permissible, and conversion loss is extremely wideband, easily spanning 300 MHz to 1100 MHz , but intermodulation is optimal over the aforementioned ranges.
The ADL5369 has two LO inputs permitting multiple synthesizers to be rapidly switched with extremely short switching times ( $<40 \mathrm{~ns}$ ) for frequency agile applications. The two inputs are applied to a high isolation SPDT switch that provides a constant input impedance, regardless of whether the port is selected, to avoid pulling the LO sources. This multiple section switch also ensures high isolation to the off input, minimizing any leakage from the unwanted LO input that may result in undesired IF responses.

The single-ended LO input is converted to a fixed amplitude differential signal using a multistage, limiting LO amplifier. This results in consistent performance over a range of LO input power. Optimum performance is achieved from -6 dBm to +10 dBm , but the circuit continues to function at considerably lower levels of LO input power.

## ADL5369

The performance of this amplifier is critical in achieving a high intercept passive mixer without degrading the noise floor of the system. This is a critical requirement in an interferer rich environment, such as cellular infrastructure, where blocking interferers can limit mixer performance. The bandwidth of the intermodulation performance is somewhat influenced by the current in the LO amplifier chain. For dc current sensitive applications, it is permissible to reduce the current in the LO amplifier by raising the value of the external bias control resistor. For dc current critical applications, the LO chain can operate with a supply voltage as low as 3.3 V , resulting in substantial dc power savings.

In addition, when operating with supply voltages below 3.6 V , the ADL5369 has a power-down mode that permits the dc current to drop to $<200 \mu \mathrm{~A}$.
All of the logic inputs work with any logic family that provides a Logic 0 input level of less than 0.4 V and a Logic 1 input level that exceeds 1.4 V . All logic inputs are high impedance up to Logic 1 levels of 3.3 V . At levels exceeding 3.3 V , protection circuitry permits operation up to 5.5 V , although a small bias current is drawn.

## APPLICATIONS INFORMATION

BASIC CONNECTIONS
The ADL5369 mixer is designed to upconvert or downconvert between radio frequencies (RF) from 300 MHz to 1100 MHz and intermediate frequencies (IF) from 30 MHz to 450 MHz . Figure 45 depicts the basic connections of the mixer. It is recommended to ac-couple the RF and LO input ports to prevent non-zero dc voltages from damaging the RF balun or LO input circuit. The RFIN capacitor value of 8 pF is recommended to provide the optimized RF input return loss for the desired frequency band.

For upconversion, drive the IF inputs, Pin 18 (IFON) and Pin 19 (IFOP), differentially or use a 1:1 ratio transformer for singleended operation. An 8 pF capacitor is recommended for the RF output, Pin 2 (RFIN).

## IF PORT

The real part of the output impedance is approximately $50 \Omega$, as seen in Figure 25, which matches many commonly used SAW filters without the need for a transformer. This results in a voltage conversion loss that is approximately the same as the power conversion loss, as shown in Table 3.

## MIXER VGS CONTROL DAC

The ADL5369 features two logic control pins, Pin 12 (VGS0) and Pin 13 (VGS1), that allow programmability for internal gate to source voltages for optimizing mixer performance over desired frequency bands. The evaluation board defaults both VGS0 and VGS1 to ground. Power conversion loss, NF, and IIP3 can be optimized, as shown in Figure 34 and Figure 35.


## ADL5369

## EVALUATION BOARD

An evaluation board is available for the family of double balanced mixers. The standard evaluation board schematic is shown in Figure 46. The evaluation board is fabricated using Rogers ${ }^{\bullet}$ RO3003 material.

Table 8 describes the various configuration options of the evaluation board. Evaluation board layout is shown in Figure 47 to Figure 50.


Figure 46. Evaluation Board Schematic

ADL5369

Table 8. Evaluation Board Configuration

| Components | Description | Default Conditions |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { C2, C6, C8, } \\ & \text { C20, C21 } \end{aligned}$ | Power supply decoupling. Nominal supply decoupling consists of a $10 \mu \mathrm{~F}$ capacitor to ground in parallel with a 10 pF capacitor to ground positioned as close to the device as possible. | $\begin{aligned} & C 2=10 \mu F(\text { Size 0603), } \\ & C 6, C 8, C 20, C 21=10 p F(\text { Size 0402) } \end{aligned}$ |
| C1, C4, C5 | RF input interface. The input channels are ac-coupled through C1. C 4 and C 5 provide bypassing for the center taps of the RF input baluns. | $\begin{aligned} & \mathrm{C} 1=100 \mathrm{pF}(\text { Size 0402), C4 = } 10 \mathrm{pF} \text { (Size 0402), } \\ & \mathrm{C} 5=0.01 \mu \mathrm{~F} \text { (Size 0402) } \end{aligned}$ |
| T1, R1, C24, C25 | IF output interface. T1 is a 1:1 impedance transformer used to provide a single-ended IF output interface. Remove R1 for balanced output operation. C24 and C25 are used to block the dc bias at the IF ports. | $\begin{aligned} & \text { T1 = TC1-1-13M+ (Mini-Circuits), } \\ & \text { R1 }=0 \Omega \text { (Size 0402), } \\ & \text { C24, C25 }=560 \mathrm{pF} \text { (Size 0402) } \end{aligned}$ |
| C10, C12, R4 | LO interface. C10 and C12 provide ac coupling for the LO1_IN and LO2_IN local oscillator inputs. LOSEL selects the appropriate LO input for both mixer cores. R4 provides a pull-down to ensure that LO1_IN is enabled when the LOSEL test point is logic low. LO2_IN is enabled when LOSEL is pulled to logic high. | $\begin{aligned} & \mathrm{C} 10, \mathrm{C} 12=100 \mathrm{pF} \text { (Size 0402), } \\ & \mathrm{R} 4=10 \mathrm{k} \Omega \text { (Size 0402) } \end{aligned}$ |
| R21 | PWDN interface. R21 pulls the PWDN logic low and enables the device. The PWR_UP test point allows the PWDN interface to be exercised using the an external logic generator. Grounding the PWDN pin for nominal operation is allowed. Using the PWDN pin when supply voltages exceed 3.3 V is not allowed. | $\mathrm{R} 21=10 \mathrm{k} \Omega$ (Size 0402) |
| $\begin{aligned} & \text { C22, L3, R9, R14, } \\ & \text { R22, R23, VGS0, } \\ & \text { VGS1 } \end{aligned}$ | Bias control. R22 and R23 form a voltage divider to provide 3 V for logic control, bypassed to ground through C22. VGSO and VGS1 jumpers provide programmability at the VGSO and VGS1 pins. It is recommended to pull these two pins to ground for nominal operation. R9 sets the bias point for the internal LO buffers. | $\begin{aligned} & \mathrm{C} 22=1 \mathrm{nF}(\text { Size 0402), L3 }=0 \Omega(\text { Size 0603 }), \\ & \mathrm{R} 9=1.7 \mathrm{k} \Omega \text { (Size 0402), R14 = } 910 \Omega \text { (Size 0402), } \\ & \text { R22 }=10 \mathrm{k} \Omega \text { (Size 0402), R23 }=15 \mathrm{k} \Omega \text { (Size 0402), } \\ & \text { VGS0 }=\mathrm{VGS} 1=3 \text {-pin shunt } \end{aligned}$ |



Figure 47. Evaluation Board Top Layer


Figure 48. Evaluation Board Ground Plane, Internal Layer 1


Figure 49. Evaluation Board Power Plane, Internal Layer 2


## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHC.
Figure 51. 20-Lead Lead Frame Chip Scale Package [LFCSP]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-20-9)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package <br> Option | Ordering <br> Quantity |
| :--- | :--- | :--- | :--- | :--- |
| ADL5369ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead Lead Frame Chip Scale Package [LFCSP], 7"Tape and Reel | CP-20-9 | 1,500 |
| ADL5369-EVALZ |  | Evaluation Board |  |  |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ Apply the supply voltage from the external circuit through the choke inductors.
    ${ }^{2}$ PWDN function is intended for use with $\mathrm{V}_{\mathrm{S}} \leq 3.6 \mathrm{~V}$ only.

