# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## 400 MHz to 6 GHz Broadband Quadrature Modulator

### **Data Sheet**

### FEATURES

Output frequency range: 400 MHz to 6 GHz 1 dB output compression: ≥9.4 dBm from 450 MHz to 4 GHz Output return loss ≤ 12 dB from 450 MHz to 4.5 GHz Noise floor: -160 dBm/Hz at 900 MHz Sideband suppression: ≤-50 dBc at 900 MHz Carrier feedthrough: ≤-40 dBm at 900 MHz IQ3dB bandwidth: ≥ 750 MHz Baseband input bias level ADL5375-05: 500 mV ADL5375-15: 1500 mV

Single supply: 4.75 V to 5.25 V 24-lead LFCSP\_VQ package

#### APPLICATIONS

Cellular communication systems GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA WiMAX/LTE broadband wireless access systems Satellite modems

#### **GENERAL DESCRIPTION**

The ADL5375 is a broadband quadrature modulator designed for operation from 400 MHz to 6 GHz. Its excellent phase accuracy and amplitude balance enable high performance intermediate frequency or direct radio frequency modulation for communication systems.

The ADL5375 features a broad baseband bandwidth, along with an output gain flatness that varies no more than 1 dB from 450 MHz to 3.5 GHz. These features, coupled with a broadband output return loss of  $\leq$ -12 dB, make the ADL5375 ideally suited for broadband zero IF or low IF-to-RF applications,

FUNCTIONAL BLOCK DIAGRAM

**ADL5375** 



broadband digital predistortion transmitters, and multiband radio designs.

The ADL5375 accepts two differential baseband inputs and a single-ended LO. It generates a single-ended 50  $\Omega$  output. The two versions offer input baseband bias levels of 500 mV (ADL5375-05) and 1500 mV (ADL5375-15).

The ADL5375 is fabricated using an advanced silicon-germanium bipolar process. It is available in a 24-lead, exposed paddle, lead-free, LFCSP\_VQ package. Performance is specified over a  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range. A lead-free evaluation board is also available.

#### Rev. D

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# ADL5375\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

- ADL5375 Evaluation Boards
- FPGA Mezzanine Card for Wireless Communications

### DOCUMENTATION

#### **Application Notes**

- AN-0996: The Advantages of Using a Quadrature Digital Upconverter (QDUC) in Point-to-Point Microwave Transmit Systems
- AN-1039: Correcting Imperfections in IQ Modulators to Improve RF Signal Fidelity
- AN-1100: Wireless Transmitter IQ Balance and Sideband Suppression
- AN-1425: Interfacing the ADL5375 I/Q Modulator to the AD9779A Dual-Channel, 1 GSPS High Speed DAC

#### **Data Sheet**

- ADL5375-DSCC: Military Data Sheet
- ADL5375-EP: Enhanced Product Data Sheet
- ADL5375: 400 MHz to 6 GHz Broadband Quadrature Modulator Data Sheet

#### **User Guides**

 UG-521: Evaluating the CN-0285 Wideband Tx Modulator Solution

### TOOLS AND SIMULATIONS $\square$

- ADIsimPLL<sup>™</sup>
- ADIsimRF

### REFERENCE DESIGNS

- CN0134
- CN0205
- CN0283
- CN0285

### REFERENCE MATERIALS

#### Press

- New Analog Devices' PLL Synthesizers Deliver Utmost Flexibility and Phase Noise Performance
- New PLLs Deliver Widest Frequency Range Coverage and Lowest VCO Phase Noise in a Single Device

#### **Product Selection Guide**

• RF Source Booklet

#### **Technical Articles**

• Semiconductors Simplify Direct-Conversion Design

### DESIGN RESOURCES

- ADL5375 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS 🖵

View all ADL5375 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

### **TABLE OF CONTENTS**

Features
Applications1
Functional Block Diagram 1
General Description
Revision History
Specifications
Absolute Maximum Ratings7
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics
ADL5375-05
ADL5375-1514
Theory of Operation
Circuit Description19
Basic Connections
Power Supply and Grounding20
Baseband Inputs

#### **REVISION HISTORY**

#### 6/14—Rev. C to Rev. D

7/13—Rev. B to Rev. C	
Changes to Ordering Guide	35
Changes to Table 9	31
Changes to Figure 38, Figure 39, and Figure 40	15
Changes to Figure 13, Figure 14, and Figure 15	10
Changes to Figure 2	8

Changed CP-24-3 to CP-24-7	Universal
9/11—Rev. A to Rev. B	

Changes to Features Section	1
Replaced Table 1	3
Changes to Typical Performance Characteristics Section	9
Updated Output Disable Section	. 21

LO Input	20
RF Output	20
Output Disable	21
Applications Information	22
Carrier Feedthrough Nulling	22
Sideband Suppression Optimization	22
Interfacing the ADF4350 PLL to the ADL5375	23
DAC Modulator Interfacing	24
GSM/EDGE Operation	27
W-CDMA Operation	28
LO Generation Using PLLs	29
Transmit DAC Options	29
Modulator/Demodulator Options	29
Evaluation Board	30
Characterization Setup	33
Outline Dimensions	35
Ordering Guide	35

Changes to Application Information Section	22
Changes to Evaluation Board Section	30
Changes to Figure 80	34
Added Exposed Pad Notation to Outline Dimensions	35

#### 11/08—Rev. 0 to Rev. A

Change AD9779 to AD9779A	.Universal
Added Endnote, I/Q Input Bias Level and Absolute	
Voltage Level Parameters, Table 1	6
Added Absolute Voltage Level Parameter, Table 1	6

12/07—Revision 0: Initial Version

### **SPECIFICATIONS**

 $V_S = 5 V$ ;  $T_A = 25^{\circ}$ C; LO = 0 dBm single-ended drive; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV (ADL5375-05) or 1500 mV (ADL5375-15) dc bias; baseband I/Q frequency ( $f_{BB}$ ) = 1 MHz, unless otherwise noted.

#### Table 1.

		ADL5375-05			ADL5375-15			
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
OPERATING FREQUENCY RANGE								
Low frequency			400			400		MHz
High frequency			6000			6000		MHz
LO = 450 MHz								
Output Power, Pout	V <sub>IQ</sub> = 1 V p-p differential		0.85			0.47		dBm
Modulator Voltage Gain	RF output divided by baseband input voltage		-3.1			-3.5		dB
Output P1dB			9.6			10		dBm
Output Return Loss			-16.4			-15.2		dB
Carrier Feedthrough			-47.5			-42.5		dBm
Sideband Suppression			-37.6			-38		dBc
Quadrature Error			1.7			1.49		Degrees
I/Q Amplitude Balance			0.07			0.10		dB
Second Harmonic	$P_{OUT} - (f_{LO} + (2 \times f_{BB}))$		-75.9			-81.5		dBc
ADL5375-05	Р <sub>оит</sub> =0.85 dBm							
ADL5375-15	$P_{OUT} = 0.47 \text{ dBm}$							
Third Harmonic	$P_{OUT} - (f_{LO} + (3 \times f_{BB}))$		-51.5			-81.6		dBc
ADL5375-05	Р <sub>оит</sub> = 0.85 dBm							
ADL5375-15	P <sub>OUT</sub> = 0.47 dBm							
Output IP2	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		65.4			64.7		dBm
Output IP3	f1BB = 3.5 MHz, $f2BB = 4.5 MHz$ , baseband I/Q amplitude per tone = 0.5 V p-p differential		26.6			23.6		dBm
Noise Floor	I/Q inputs = 0 V differential with a dc bias		-160.5			-157.0		dBm/Hz
IO = 900  MHz								
Output Power, Pour	$V_{i0} = 1 V p - p$ differential		0.75			0.41		dBm
Modulator Voltage Gain	RF output divided by baseband input voltage		-3.2			-3.5		dB
Output P1dB			9.6			10		dBm
Output Return Loss			-15.7			-14.7		dB
Carrier Feedthrough			-45.1			-39.9		dBm
Sideband Suppression			-52.8			-49.9		dBc
Quadrature Error			0.01			0.20		Degrees
I/Q Amplitude Balance			0.07			0.10		dB
Second Harmonic	$P_{OUT} - (f_{LO} + (2 \times f_{BB}))$		-75.8			-77.2		dBc
ADL5375-05	Pout = 0.75 dBm							
ADL5375-15	$P_{OUT} = 0.41 \text{ dBm}$							
Third Harmonic	$P_{OUT} - (f_{LO} + (3 \times f_{BB}))$		-50.7			-72.7		dBc
ADL5375-05	Pout = 0.75 dBm							
ADL5375-15	$P_{OUT} = 0.41 \text{ dBm}$							
Output IP2	f1BB = 3.5 MHz, $f2BB = 4.5$ MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		62.6			64.5		dBm
Output IP3	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		25.9			23.4		dBm
Noise Floor	I/Q inputs = 0 V differential with a dc bias only, 20 MHz carrier offset		-160.0			-157.1		dBm/Hz

		A	ADI 5375-05		ADI 5375-15			
Parameter	Conditions	Min	Τνρ	Max	Min	Τνρ	Max	Unit
IO = 1900  MHz			-76			-76		•
Output Power, Pour	$V_{10} = 1 V p - p$ differential		0.53			0.49		dBm
Modulator Voltage Gain	RE output divided by baseband input voltage		-3.4			-3.4		dB
Output P1dB			9.9			10.5		dBm
Output Return Loss			-16.2			-15.5		dB
Carrier Feedthrough			-40.3			-35.5		dBm
Sideband Suppression			-50.2			-49.4		dBc
Quadrature Error			0.02			0.21		Degrees
I/O Amplitude Balance			0.02			0.10		dB
Second Harmonic	$P_{OUT} - (f_{LO} + (2 \times f_{RB}))$		-67.9			-72 1		dBc
ADI 5375-05	$P_{out} = 0.53 dBm$		07.5			, 2.1		abe
ADI 5375-15	$P_{out} = 0.49$ dBm							
Third Harmonic	$P_{OUT} = (f_{1O} + (3 \times f_{OD}))$		-51.8			-62.8		dBc
ADI 5375-05	$P_{OUT} = 0.53 dBm$		51.0			02.0		abe
ADI 5375-15	$P_{our} = 0.49 dBm$							
Output IP2	$f_{1BB} = 3.5 \text{ MHz}$ $f_{2BB} = 4.5 \text{ MHz}$ baseband $I/O$		62.6			61		dBm
	amplitude per tone = $0.5 \text{ V p-p}$ differential		02.0			01		ubiii
Output IP3	f1BB = 3.5 MHz, $f2BB = 4.5$ MHz, baseband I/O		24.3			22.1		dBm
	amplitude per tone = $0.5 \text{ V p-p}$ differential							
Noise Floor	I/Q inputs = 0 V differential with a dc bias		-160.0			-158.2		dBm/Hz
	only, 20 MHz carrier offset							
LO = 2150 MHz								
Output Power, Pout	$V_{IQ} = 1 V p - p differential$		0.73			0.57		dBm
Modulator Voltage Gain	RF output divided by baseband input voltage		-3.2			-3.4		dB
Output P1dB			10.0			10.6		dBm
Output Return Loss			-17.1			-16.1		dB
Carrier Feedthrough			-39.7			-34.2		dBm
Sideband Suppression			-47.3			-50.2		dBc
Quadrature Error			-0.16			-0.18		Degrees
I/Q Amplitude Balance			0.07			0.10		dB
Second Harmonic	$P_{OUT} - (f_{LO} + (2 \times f_{BB}))$		-71.3			-81.7		dBc
ADL5375-05	P <sub>OUT</sub> = 0.73 dBm							
ADL5375-15	$P_{OUT} = 0.57 \text{ dBm}$							
Third Harmonic	$P_{OUT} - (f_{LO} + (3 \times f_{BB}))$		-52.4			-65.3		dBc
ADL5375-05	$P_{OUT} = 0.73 \text{ dBm}$							
ADL5375-15	$P_{OUT} = 0.57 \text{ dBm}$							
Output IP2	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q		61.6			61.8		dBm
	amplitude per tone = 0.5 V p-p differential							
Output IP3	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q		24.2			22.3		dBm
	amplitude per tone = $0.5 \text{ V p-p}$ differential							
Noise Floor	I/Q inputs = 0 V differential with a dc bias		-159.5			-157.9		dBm/Hz
	only, 20 MHz carrier offset							
LO = 2600 MHz						0.40		10
Output Power, Pour	$V_{IQ} = 1 V p - p differential$		0.61			0.62		dBm
Modulator Voltage Gain	RF output divided by baseband input voltage		-3.4			-3.3		dB
Output P1dB			9.6			10.6		dBm
Output Return Loss			-19.3			-18		dB
Carrier Feedthrough			-36.5			-33.3		dBm
Sideband Suppression			-48.3			-48.5		dBc
Quadrature Error			-0.37			0.19		Degrees
I/Q Amplitude Balance			0.07			0.11		dB
Second Harmonic	$P_{OUT} - (f_{LO} + (2 \times f_{BB}))$		-60.9			-55.9		dBc

		A	ADL5375-05			ADL5375-15		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
ADL5375-05	Pout = 0.61 dBm							
ADL5375-15	$P_{OUT} = 0.62 \text{ dBm}$							
Third Harmonic	$P_{OUT} - (f_{LO} + (3 \times f_{BB}))$		-51.3			-57.6		dBc
ADL5375-05	$P_{OUT} = 0.61 \text{ dBm}$							
ADL5375-15	$P_{OUT} = 0.62 \text{ dBm}$							
Output IP2	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		55.0			50.1		dBm
Output IP3	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		22.7			20.7		dBm
Noise Floor	I/Q inputs = 0 V differential with a dc bias only. 20 MHz carrier offset		-159.0			-157.6		dBm/Hz
LO = 3500 MHz								
Output Power, Pour	$V_{\rm P} = 1 V p - p$ differential		0.21			0.87		dBm
Modulator Voltage Gain	RF output divided by baseband input voltage		-3.8			-3.1		dB
Output P1dB	······································		96			10.2		dBm
Output Return Loss			-20.7			-19.4		dB
Carrier Feedtbrough			-30.4			-28.6		dBm
Sideband Suppression			-48.3			-48.8		dBc
Quadrature Error			0.01			0.13		Degrees
I/O Amplitude Balance			0.01			0.15		dB
Second Harmonic	$P_{our} = (f_{10} + (2 \times f_{op}))$		-55 8			-63		dBc
ADI 5375-05	$P_{old} = 0.21  dBm$		-55.0			-05		ubc
ADI 5375-15	$P_{our} = 0.87  dBm$							
Third Harmonic	$P_{OUT} = (f_{10} \pm (3 \times f_{00}))$		-50.2			-56.2		dBc
	$P_{\rm out} = 0.21  \text{dBm}$		-50.2			-30.2		UDC
ADL5375-05	$P_{OUT} = 0.27 \text{ dBm}$							
	$P_{OUT} = 0.87 \text{ (BIT)}$		<b>F1 1</b>			57.0		dDues
	f IBB = 3.5  MHz, f 2BB = 4.5  MHz, baseband I/Qamplitude per tone = 0.5 V p-p differential		51.1			57.9		asm
Output IP3	f1BB = 3.5  MHz, f2BB = 4.5  MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		23.1			20.2		dBm
Noise Floor	I/Q inputs = 0 V differential with a dc bias only, 20 MHz carrier offset		-157.6			-156.3		dBm/Hz
LO = 5800 MHz								
Output Power, Pout	$V_{IQ} = 1 V p - p differential$		-1.36			0.16		dBm
Modulator Voltage Gain	RF output divided by baseband input voltage		-5.3			-3.8		dB
Output P1dB			4.9			4.4		dBm
Output Return Loss			-7.4			-8.6		dB
Carrier Feedthrough			-19.5			-16.7		dBm
Sideband Suppression			-38.2			-39		dBc
Quadrature Error			-0.51			-0.50		Degrees
I/Q Amplitude Balance			-0.05			-0.70		dB
Second Harmonic	$P_{OUT} - (f_{LO} + (2 \times f_{BB}))$		-52.6			-50		dBc
ADL5375-05	Р <sub>оит</sub> = -1.36 dBm							
ADL5375-15	P <sub>OUT</sub> = 0.16 dBm							
Third Harmonic	$P_{OUT} - (f_{LO} + (3 \times f_{BB}))$		-45.7			-48.4		dBc
ADL5375-05	Pout = -1.36 dBm							
ADL5375-15	$P_{OUT} = 0.16 \text{ dBm}$							
Output IP2	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q		39.1			38.7		dBm
	amplitude per tone = 0.5 V p-p differential							
Output IP3	f1BB = 3.5 MHz, f2BB = 4.5 MHz, baseband I/Q amplitude per tone = 0.5 V p-p differential		14.6			11.2		dBm
Noise Floor	I/Q inputs = 0 V differential with a dc bias only, 20 MHz carrier offset		-153.0			-153.4		dBm/Hz

		ADL5375-05			ADL5375-15			
Parameter	Conditions	Min	Тур	Мах	Min	Тур	Max	Unit
LO INPUTS								
LO Drive Level	Characterization performed at typical level	-6	0	+6	-6	0	+6	dBm
Input Return Loss	$500 \text{ MHz} < f_{LO} < 3.3 \text{ GHz}$		≤–10			≤–10		dB
	See Figure 7 and Figure 32 for return loss vs. frequency							
BASEBAND INPUTS	Pin IBBP, Pin IBBN, Pin QBBP, Pin QBBN							
I/Q Input Bias Level <sup>1</sup>			500			1500		mV
Absolute Voltage Level <sup>1</sup>	On Pin IBBP, Pin IBBN, Pin QBBP, Pin QBBN	0		1	1		2	V
Input Bias Current	Current sourcing from each baseband input		41			32		μΑ
Input Offset Current			0.1			0.1		μΑ
Differential Input Impedance			60			100		kΩ
Bandwidth (0.1 dB)	LO = 1900 MHz, baseband input = 500 mV p-p sine wave		95			80		MHz
OUTPUT DISABLE	Pin DSOP							
Off Isolation	P <sub>OUT</sub> (DSOP low) – P <sub>OUT</sub> (DSOP high)		84			85		dB
	DSOP high, LO leakage, LO = 2150 MHz		-55			-53		dBm
Turn-On Settling Time	DSOP high to low (90% of envelope)		220			220		ns
Turn-Off Settling Time	DSOP low to high (10% of envelope)		100			100		ns
DSOP High Level (Logic 1)		2.0			2.0			V
DSOP Low Level (Logic 0)				0.8			0.8	V
POWER SUPPLIES	Pin VPS1 and Pin VPS2							
Voltage		4.75		5.25	4.75		5.25	V
Supply Current	DSOP = low		194			203		mA
	DSOP = high		126			127		mA

<sup>1</sup> The input bias level can vary as long as the voltages on the individual IBBP, IBBN, QBBP, and QBBN pins remain within the specified absolute voltage level.

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Parameter	Rating
Supply Voltage, VPOS	5.5 V
IBBP, IBBN, QBBP, QBBN	0 V to 2 V
LOIP and LOIN	13 dBm
Internal Power Dissipation	
ADL5375-05	1500 mW
ADL5375-15	1200 mW
$\theta_{JA}$ (Exposed Paddle Soldered Down) <sup>1</sup>	54°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C

<sup>1</sup> Per JDEC standard JESD 51-2. For information on optimizing thermal impedance, see the Thermal Grounding and Evaluation Board Layout section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



Figure 2. Pin Configuration

#### **Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	DSOP	Output Disable. A logic high on this pin disables the RF output. Connect this pin to ground or leave it floating to enable the output.
2, 5, 8, 11, 12, 14, 17, 19, 20, 23	СОММ	Input Common Pins. Connect to the ground plane via a low impedance path.
3, 4	LOIP, LOIN	Local Oscillator Inputs. Single-ended operation: The LOIP pin is driven from the LO source through an ac-coupling capacitor while the LOIN pin is ac-coupled to ground through a capacitor. Differential operation: The LOIP and LOIN pins must be driven differentially through ac-coupling capacitors in this mode of operation.
6, 7, 13, 15,	NC	No Connect. These pins can be left open or tied to ground.
9, 10, 21, 22	QBBN, QBBP, IBBP, IBBN	Differential In-Phase and Quadrature Baseband Inputs. These high impedance inputs should be dc- biased to the recommended level depending on the version. ADL5375-05: 500 mV ADL5375-15: 1500 mV These inputs chould be driven from a low impedance source. Nominal characterized as signal swing is
		500 mV p-p on each pin. This results in a differential drive of 1 V p-p. These inputs are not self-biased and have to be externally biased.
16	RFOUT	RF Output. Single-ended, 50 $\Omega$ internally biased RF output. RFOUT must be ac-coupled to the load.
18, 24	VPS1, VPS2	Positive Supply Voltage Pins. All pins should be connected to the same supply (V <sub>s</sub> ). To ensure adequate external bypassing, connect 0.1 $\mu$ F and 100 pF capacitors between each pin and ground.
	EP	Exposed Paddle. Connect to the ground plane via a low impedance path.

### **TYPICAL PERFORMANCE CHARACTERISTICS**

### ADL5375-05

 $V_S = 5 V$ ;  $T_A = 25^{\circ}$ C; LO = 0 dBm single-ended drive; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency ( $f_{BB}$ ) = 1 MHz, unless otherwise noted.







Figure 6. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency (f<sub>LO</sub>) and Supply



Figure 7. Smith Chart of LOIP (LOIN AC-Coupled to Ground) S11 and RFOUT S22 from 450 MHz to 6000 MHz



Figure 8. Return Loss of LOIP (LOIN AC-Coupled to Ground) S11 and RFOUT S22 from 450 MHz to 6000 MHz



Figure 9. Carrier Feedthrough vs. LO Frequency ( $f_{LO}$ ) and Temperature; Multiple Devices Shown



Figure 10. Carrier Feedthrough vs. LO Frequency (fLo) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 11. Sideband Suppression vs. LO Frequency ( $f_{LO}$ ) and Temperature; Multiple Devices Shown



Figure 12. Sideband Suppression vs. LO Frequency ( $f_{\rm LO}$ ) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 13. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Differential Input Level ( $f_{LO} = 900$  MHz)



Figure 14. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Differential Input Level  $(f_{LO} = 2150 \text{ MHz})$ 



Figure 15. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Differential Input Level ( $f_{LO} = 3500$  MHz)



Figure 16. Second- and Third-Order Distortion vs. LO Frequency (f<sub>L0</sub>) and Temperature (Baseband I/Q Amplitude = 1 V p-p Differential)



Figure 17. Second-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Frequency ( $f_{BB}$ );  $f_{LO} = 2140$  MHz



Figure 18. OIP3 vs. LO Frequency ( $f_{LO}$ ) and Temperature ( $P_{OUT} \approx -5 \, dBm$ )







Figure 20. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. LO Amplitude (f<sub>1.0</sub> = 900 MHz)



Figure 21. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. LO Amplitude ( $f_{LO}$  = 2150 MHz)



Figure 22. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. LO Amplitude ( $f_{LO}$  = 3500 MHz)



Figure 23. Power Supply Current vs. Temperature



Figure 24. 20 MHz Offset Noise Floor Distribution at  $f_{LO} =$  900 MHz (I/Q Amplitude = 0 mV p-p with 500 mV DC Bias)



Figure 25. 20 MHz Offset Noise Floor Distribution at  $f_{LO} = 2140$  MHz (I/Q Amplitude = 0 mV p-p with 500 mV DC Bias)



Figure 26. 20 MHz Offset Noise Floor Distribution at  $f_{10}$  = 3500 MHz (I/Q Amplitude = 0 mV p-p with 500 mV DC Bias)



Figure 27. SSB  $P_{\text{OUT}}$  Isolation and Carrier Feedthrough with DSOP High

#### ADL5375-15

 $V_S = 5 V$ ;  $T_A = 25^{\circ}$ C; LO = 0 dBm single-ended drive; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 1500 mV dc bias; baseband I/Q frequency ( $f_{BB}$ ) = 1 MHz, unless otherwise noted.



Figure 28. Single-Sideband (SSB) Output Power ( $P_{OUT}$ ) vs. LO Frequency ( $f_{LO}$ ) and Temperature



Figure 29. Single-Sideband (SSB) Output Power ( $P_{\text{OUT}}$ ) vs. LO Frequency ( $f_{\text{LO}}$ ) and Supply



Figure 30. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency (f<sub>1.0</sub>) and Temperature



Figure 31. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency (f<sub>LO</sub>) and Supply



Figure 32. Smith Chart of LOIP (LOIN AC-Coupled to Ground) S11 and RFOUT S22 from 450 MHz to 6000 MHz



Figure 33. Return Loss of LOIP (LOIN AC-Coupled to Ground) S11 and RFOUT S22 from 450 MHz to 6000 MHz



Figure 34. Carrier Feedthrough vs. LO Frequency ( $f_{LO}$ ) and Temperature; Multiple Devices Shown



Figure 35. Carrier Feedthrough vs. LO Frequency ( $f_{LO}$ ) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 36. Sideband Suppression vs. LO Frequency ( $f_{LO}$ ) and Temperature; Multiple Devices Shown



Figure 37. Sideband Suppression vs. LO Frequency (f<sub>L</sub>) and Temperature After Nulling at 25°C; Multiple Devices Shown



Figure 38. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Differential Input Level ( $f_{LO} = 900$  MHz)



Figure 39. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Differential Input Level (f<sub>LO</sub> = 2150 MHz)

Rev. D | Page 15 of 36



Figure 40. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Differential Input Level ( $f_{LO} = 3500 \text{ MHz}$ )



Figure 41. Second- and Third-Order Distortion vs. LO Frequency ( $f_{LO}$ ) and Temperature (Baseband I/Q Amplitude = 1 V p-p Differential)



Figure 42. Second-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. Baseband Frequency ( $f_{BB}$ );  $f_{LO} = 2140$  MHz



Figure 43. OIP3 vs. LO Frequency ( $f_{LO}$ ) and Temperature ( $P_{OUT} \approx -5$  dBm at  $f_{LO} = 900$  MHz)



Figure 44. OIP2 vs. LO Frequency (fL\_0) and Temperature (P\_{OUT}  $\approx -5$  dBm at  $f_{\rm LO}$  = 900 MHz)



Figure 45. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{\text{OUT}}$  vs. LO Amplitude (fLo = 900 MHz)



Figure 46. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. LO Amplitude ( $f_{LO} = 2150$  MHz)



Figure 47. Second- and Third-Order Distortion, Carrier Feedthrough, Sideband Suppression, and SSB  $P_{OUT}$  vs. LO Amplitude ( $f_{LO}$  = 3500 MHz)



Figure 48. Power Supply Current vs. Temperature



Figure 49. 20 MHz Offset Noise Floor Distribution at  $f_{LO} = 900$  MHz (I/Q Amplitude = 0 mV p-p with 1500 mV DC Bias)



Figure 50. 20 MHz Offset Noise Floor Distribution at  $f_{LO} = 2140$  MHz (I/Q Amplitude = 0 mV p-p with 1500 mV DC Bias)



Figure 51. 20 MHz Offset Noise Floor Distribution at  $f_{LO}$  = 3500 MHz (I/Q Amplitude = 0 mV p-p with 500 mV DC Bias)



Figure 52. SSB  $P_{\text{OUT}}$  Isolation and Carrier Feedthrough with DSOP High

### THEORY OF OPERATION CIRCUIT DESCRIPTION

The ADL5375 can be divided into five circuit blocks: the LO interface, the baseband voltage-to-current (V-to-I) converter, the mixers, the differential-to-single-ended (D-to-S) stage, and the bias circuit. A block diagram of the device is shown in Figure 53.



The LO interface generates two LO signals in quadrature. These signals are used to drive the mixers. The I/Q baseband input signals are converted to currents by the V-to-I stages, which then drive the two mixers. The outputs of these mixers combine to feed the output balun, which provides a singleended output. The bias cell generates reference currents for the V-to-I stage.

#### LO Interface

The LO interface consists of a polyphase quadrature splitter and a limiting amplifier. The LO input impedance is set by the polyphase splitter. Each quadrature LO signal then passes through a limiting amplifier that provides the mixer with a limited drive signal.

The LO input can be driven single-ended or differentially. For applications above 3 GHz, improved OIP2 and LO leakage may result from driving the LO input differentially.

### V-to-l Converter

The differential baseband inputs (QBBP, QBBN, IBBN, and IBBP) present a high impedance. The voltages applied to these pins drive the V-to-I stage that converts baseband voltages into currents. The differential output currents of the V-to-I stages feed each of their respective mixers. The dc common-mode voltage at the baseband inputs sets the currents in the two mixer cores. Varying the baseband common-mode voltage influences the current in the mixer and affects overall modulator performance. The recommended dc voltage for the baseband common-mode voltage is 500 mV dc for the ADL5375-05 and 1500 mV for the ADL5375-15.

#### Mixers

The ADL5375 has two double-balanced mixers: one for the in-phase channel (I channel) and one for the quadrature channel (Q-channel). The output currents from the two mixers sum together into an internal load. The signal developed across this load is used to drive the D-to-S stage.

#### D-to-S Stage

The output D-to-S stage consists of an on-chip active balun that converts the differential signal to a single-ended signal. The balun presents 50  $\Omega$  impedance to the output (VOUT). Therefore, no matching network is needed at the RF output for optimal power transfer in a 50  $\Omega$  environment.

#### **Bias Circuit**

An on-chip band gap reference circuit is used to generate a proportional-to-absolute temperature (PTAT) reference current for the V-to-I stage.

#### DSOP

The DSOP pin can be used to disable the output stage of the modulator. If the DSOP pin is connected to ground or left unconnected, the part operates normally. If the DSOP pin is connected to the positive voltage supply, the output stage is disabled and the LO leakage is also reduced.

### **BASIC CONNECTIONS**



Figure 54. Basic Connections for the ADL5375

Figure 54 shows the basic connections for the ADL5375.

### POWER SUPPLY AND GROUNDING

Pin VPS1 and Pin VPS2 should be connected to the same 5 V source. Each pin should be decoupled with a 100 pF and 0.1  $\mu$ F capacitor. These capacitors should be located as close as possible to the device. The power supply can range between 4.75 V and 5.25 V.

The ten COMM pins should be tied to the same ground plane through low impedance paths.

The exposed paddle on the underside of the package should also be soldered to a ground plane with low thermal and electrical impedance. If the ground plane spans multiple layers on the circuit board, they should be stitched together with nine vias under the exposed paddle as illustrated in the Evaluation Board section. The AN-772 Application Note discusses the thermal and electrical grounding of the LFCSP (QFN) package in detail.

#### **BASEBAND INPUTS**

The baseband inputs (IBBP, IBBN, QBBP, and QBBN) should be driven from a differential source. The nominal drive level used in the characterization of the ADL5375 is 1 V p-p differential (or 500 mV p-p on each pin).

All the baseband inputs must be externally dc biased. The recommended common-mode level is dependent on the version of the ADL5375.

- ADL5375-05: 500 mV
- ADL5375-15: 1500 mV

#### LO INPUT

The LO input is designed to be driven from a single-ended source. The LO source is ac-coupled through a series capacitor to the LOIP pin while the LOIN pin is ac-coupled to ground through a second capacitor.

The typical LO drive level, which was used for the characterization of the ADL5375, is 0 dBm.

Differential operation is also possible, in which case both sides of the differential LO source should be ac-coupled through a pair of series capacitors to the LOIP and LOIN pins.

#### **RF OUTPUT**

The RF output is available at the RFOUT pin (Pin 16), which can drive a 50  $\Omega$  load. The internal balun provides a low dc path to ground. In most situations, the RFOUT pin must be ac-coupled to the load.

### **OUTPUT DISABLE**

The ADL5375 incorporates an output disable pin feature that shuts down the output amplifier stage to isolate the modulator from the load. This output is disabled when the voltage on the DSOP exceeds 2 V. The output is enabled when the DSOP pin is either tied to ground or left unconnected.

Asserting DSOP further reduces LO leakage (see Figure 27 and Figure 52) and drives the broadband noise of the device down

to just above the KT thermal noise level. Asserting DSOP also reduces the supply current of the ADL5375 from 200 mA to 127 mA.

The time delay between when DSOP pin going low and the output power being restored is approximately 200 ns. The time delay when DSOP going high and output being disabled is less than 100 ns.

### APPLICATIONS INFORMATION CARRIER FEEDTHROUGH NULLING

LO leakage results from minute dc offsets that occur on the differential baseband inputs. In an IQ modulator, non-zero differential offsets mix with the LO and result in LO leakage to the RF output. In addition to this effect, some of the signal power at the LO input couples directly to the RF output (this may be a result of bond-wire to bond-wire coupling or coupling through the silicon substrate). The net LO leakage at the RF output is the vector combination of the signals that appear at the output as a result of these two effects.

The device's nominal carrier feedthrough can be nulled by adding small external differential offset voltages on the I and Q inputs.

Nulling the carrier feedthrough is a multistep process. Initially, with the I-channel offset held constant (at 0 mV), the Qchannel offset is varied until a minimum LO leakage level is obtained. This Q-channel offset voltage is then held constant, while the offset on the I-channel is adjusted until a new minimum is reached. Through two iterations of this process, the LO leakage can be reduced to an arbitrarily low level. This level is only limited by the available offset voltage steps and by the modulator's noise floor. Figure 55 illustrates the typical relationship between LO leakage and dc offset at 1900 MHz. In this case, differential offset voltages of approximately +0.5 mV and -0.5 mV on the I and Q inputs, respectively, result in the lowest carrier feedthrough. It is important to note that the required offset nulling voltage changes in polarity and magnitude from device to device and overtemperature and frequency. To ensure that all devices in a mass production environment can be adequately nulled, an offset adjustment range of approximately ±10 mV should be provided.



Figure 55. Example of Typical Carrier Feedthrough vs. DC Offset Voltage

It is important to note that the carrier feedthrough is not affected by the dc bias levels (also called the common-mode level) on the I and Q inputs. A differential offset voltage must be applied, so after nulling, the average voltage on the IP and IN inputs can be slightly different. Using Figure 55 as an example, after LO leakage nulling, the average dc level on IP and IN can be 500.25 mV and 499.75 mV.

The same applies to the Q-channel. For the ADL5375-15, the same theory applies except that

 $V_{IBBP} = V_{IBBN} = 1500 \text{ mV}.$ 

It is often desirable to perform a one-time carrier null. This is usually performed at a given frequency. After this factory calibration, the IQ modulator operates over a frequency range on each side of the calibration frequency. The nulled LO leakage level degrades somewhat because the LO frequency is moved away from the calibration frequency. Despite this degradation, the overall LO leakage across a frequency band can be expected to be better than when no nulling is performed. This assumes an operating frequency band that is in the 30 MHz to 60 MHz range.

LO leakage nulling is discussed further in AN-1039, *Correcting Imperfections in IQ Modulators to Improve RF Signal Fidelity*.

### SIDEBAND SUPPRESSION OPTIMIZATION

Sideband suppression results from relative gain and relative phase offsets between the I-channel and Q-channel and can be suppressed through adjustments to those two parameters. Figure 56 illustrates how sideband suppression is affected by the gain and phase imbalances.



Figure 56. Sideband Suppression vs. Quadrature Phase Error for Various Quadrature Amplitude Offsets

Figure 56 underlines the fact that adjusting only one parameter improves the sideband suppression only to a point, unless the other parameter is also adjusted. For example, if the amplitude offset is 0.25 dB, improving the phase imbalance by better than 1° does not yield any improvement in the sideband suppression. For optimum sideband suppression, an iterative adjustment between phase and amplitude is required.

The sideband suppression nulling can be performed either through adjusting the gain for each channel or through the modification of the phase and gain of the digital data coming from the baseband signal processor.

Sideband suppression is discussed further in AN-1100, Wireless Transmitter IQ Balance and Sideband Suppression, as well as in AN-1039, Correcting Imperfections in IQ Modulators to Improve RF Signal Fidelity.

### INTERFACING THE ADF4350 PLL TO THE ADL5375

With an output frequency range of 137.5 to 4.4 GHz, a high performance integrated VCO and an LO output power level that can be programmed from -4 dBm to +5 dBm, the ADF4350 wideband synthesizer is ideally suited to drive the ADL5375 LO port.

Care must be taken to adequately suppress the harmonics of the LO signal from the PLL. VCOs typically have a third harmonic power of approximately –10 dBc. A large third harmonic on the LO degrades the quality of the quadrature generation inside the IQ Modulator. The third harmonic should be suppressed to a level of –30 dBc or lower to prevent quadrature degradation. So approximately 20 dB of attenuation is required to get the third harmonic below –30 dBc. Figure 57 shows PLL modulator interfaces schematic that for this operation at four different frequencies, and Table 4 shows the optimized components value

of Figure 57. Because filtering of the third harmonic is most critical, and to ensure wide frequency range coverage, the 3 dB corner of the filters have been set to approximately  $1.2 \sim 1.5$  times the maximum desired LO frequency. A Chebyshev filter topology at 100  $\Omega$  differential source impedance and 50  $\Omega$  differential load impedance was used for optimal performance.



Figure 57. PLL-Modulator Interface Schematic

Table 4. PLL Modulator Interface Com	ponents Values (DNI = Do Not Insert)

Frequency Range (MHz)	Zbias (nH)	R1 (Ω)	L1 (nH)	L2 (nH)	C1a (pF)	C1c (pF)	C2a	C2c (pF)	C3a (pF)	C3c (pF)
500 to 1300	27	100	3.9	3.9	DNI	4.7	DNI	5.6	DNI	3.3
850 to 2450	19	100	2.7	2.7	3.3	DNI	4.7	DNI	3.3	DNI
1250 to 2800	7.5	100	0Ω	3.6	DNI	DNI	2.2	DNI	1.5	DNI
2800 to 4400	3.9	100	0Ω	0Ω	DNI	DNI	DNI	DNI	DNI	DNI

The two pull-up inductors of the Zbias provide two 50  $\Omega$  source impedances in combination with R1 resistor in parallel for the filter. While the ADL5375 is specified to be driven by a single-ended LO, the LOIP and LOIN input pins are naturally differential. Therefore, the differential LO drive from the ADF4350 is more desirable.

The output power from the ADF4350 can be set to -4 dBm, -1 dBm,+2 dBm, and +5 dBm using Register 4 Bits[D2:D1] and -6 dBm to +7 dBm LO drive level for ADL5375 is recommended.

If the physical distance between the PLL and the IQ modulator is significant, the filter should be placed adjacent to the IQ modulator, and two 50  $\Omega$  traces should be run between the devices (since there is a 50  $\Omega$  impedance looking from each of the filter inputs back to each of the PLL outputs).

The ADL5375 evaluation board can be reconfigured for differential drive and also includes component pads in its LO path to accommodate a harmonic filter. The ADF4350 evaluation board can also be configured to provide a differential output and can be connected directly to the ADL5375 evaluation board.

Optimizing the interface between a PLL LO and I/Q modulator is discussed further in CN-0134 Broadband Low EVM Direct Conversion Transmitter: How to Optimize the Interface Between a PLL LO and I/Q Modulator.

### DAC MODULATOR INTERFACING

#### Driving the ADL5375-05 with a TXDAC®

The ADL5375-05 is designed to interface with minimal components to members of the Analog Devices, Inc. TxDAC families. These dual-channel differential current output DACs feature an output current swing from 0 mA to 20 mA. The interface described in this section can be used with any DAC that has a similar output.

An example of an interface using the AD9122 TxDAC is shown in Figure 58. The baseband inputs of the ADL5375-05 require a dc bias of 500 mV. The nominal midscale current on each of the outputs of the AD9122 is 10 mA. Therefore, a single 50  $\Omega$ resistor to ground from each of the DAC outputs results in an average current of 10 mA flowing through each of the resistors, thus producing the desired 500 mV dc bias for the inputs to the ADL5375-05.



Figure 58. Interface Between the AD9122 and ADL5375-05 with  $50 \Omega$ Resistors to Ground to Establish the 500 mV DC Bias for the ADL5375-05 Baseband Inputs

The AD9122 output currents have a swing that ranges from 0 mA to 20 mA. With the 50  $\Omega$  resistors in place, the ac voltage swing going into the ADL5375-05 baseband inputs ranges from 0 V to 1 V. A full-scale sine wave out of the AD9122 can be described as a 1 V p-p single-ended (or 2 V p-p differential) sine wave with a 500 mV dc bias.

#### Limiting the AC Swing

There are situations in which it is desirable to reduce the ac voltage swing for a given DAC output current. This can be achieved through the addition of another resistor to the interface. This resistor is placed in the shunt between each side of the differential pair, as shown in Figure 59. It has the effect of reducing the ac swing without changing the dc bias already established by the 50  $\Omega$  resistors.



Figure 59. AC Voltage Swing Reduction Through the Introduction of a Shunt Resistor Between Differential Pair