

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









48 V Hot Swap Controller and Digital Power Monitor with PMBus Interface

Data Sheet ADM1075

FEATURES

Constant power foldback for FET SOA protection
Precision (<1.0%) current and voltage measurement
Controls inrush and faults for negative supply voltages
Suitable for wide input range due to internal shunt regulator
25 mV/50 mV full-scale sense voltage
Fine tune current limit to allow use of standard sense resistor
Soft start inrush current limit profiling
1% accurate UVH and OV pins, 1.5% accurate UVL pin
PMBus/I²C interface for control, telemetry, and fault
recording

28-lead LFCSP and TSSOP

-40°C to 105°C junction temperature (T_J) operating range

APPLICATIONS

Telecommunication and data communication equipment
Central office switching

-48 V distributed power systems
Negative power supply control
High availability servers

PRODUCT HIGHLIGHTS

- . Constant Power Foldback.

 Maximum FET power set by a PLIM resistor divider. This eases complexity when designing to maintain FET SOA.
- 2. Adjustable Current Limit.

 The current limit is adjustable via the ISET pin allowing for the use of a standard value sense resistor.
- 12-Bit ADC.
 Accurate voltage, current, and power measurements. Also enables calculation of energy consumption over time.
- PMBus/I²C Interface.
 PMBus fast mode compliant interface used to read back status and data registers and set warning and fault limits.
- Fault Recording.
 Latched status registers provide useful debugging information to help trace faults in high reliability systems.
- Built-In Soft Start.
 Soft start capacitor controls inrush current profile with di/dt control.

FUNCTIONAL BLOCK DIAGRAM 12V R_{DROP} SPLYGD SHDN RESTART VIN 5V - 3 3V VEE ₹ LATCH VCC AND REFERENCE 2.8V GPO1/ALERT1/CONV GPO2/ALERT2 ACCUMULATOR DC-TO-DC GENERATOR ...etc. DIGITAL CONVERTER SDAO CLOAD UVH POWER MULTIPLIER GND AND PMBUS JNDERVOLTAGE SDAI UVL AND OVERVOLTAGE DETECTOR 12-BIT ADC ADR ADC AUX ADC V PWRGD **FET POWER** DRAIN CONTROL PLIM VCAP SDA ISO **FAULT TIMER** ADuM1250 Ţ ΛΕΕ SCL ISO ISET N-FET GATE **GATE CONTROL** SENSE+ CURRENT LIMIT RSENSE SENSE SS VEE G VEE -48V Figure 1.

Rev. C

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

ADM1075* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

EVALUATION KITS

· ADM1075 Evaluation Board

DOCUMENTATION

Application Notes

- AN-1135: ADC Sampling Information ADM1275/ ADM1276/ADM1075
- AN-1343: Energy Metering on Hot Swap and Power Monitor Devices

Data Sheet

 ADM1075: –48 V Hot Swap Controller and Digital Power Monitor with PMBus Interface Data Sheet

User Guides

- UG-304: Evaluating the ADM1075 –48 V Hot-Swap Controller and Digital Power Monitor with PMBus Interface
- UG-353: Hot Swap and Power Monitor Software
- UG-404: USB-SDP-CABLEZ Serial Interface Board
- UG-548: ADM1075 Mini Evaluation Board User Guide
- UG-733: ISO-CABLEZ User Guide

SOFTWARE AND SYSTEMS REQUIREMENTS 🖵

- · ADMxxxx Common Run-Time
- Hot-Swap & Power Monitoring Evaluation Software

DESIGN RESOURCES 🖵

- · ADM1075 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

DISCUSSIONS

View all ADM1075 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

TABLE OF CONTENTS

| reatures1 | Group Commands | 30 |
|--|---|----|
| Applications1 | Hot Swap Control Commands | 31 |
| Product Highlights1 | ADM1075 Information Commands | 31 |
| Functional Block Diagram1 | Status Commands | 31 |
| Revision History | GPO and Alert Pin Setup Commands | 32 |
| General Description4 | Power Monitor Commands | 32 |
| Specifications5 | Warning Limit Setup Commands | 33 |
| Serial Bus Timing9 | PMBus Direct Format Conversion | 34 |
| Absolute Maximum Ratings10 | Voltage and Current Conversion Using LSB Values | 35 |
| Thermal Resistance | ADM1075 Alert Pin Behavior | 36 |
| ESD Caution | Faults and Warnings | 36 |
| Pin Configuration and Function Description11 | Generating an Alert | 36 |
| Typical Performance Characteristics | Handling/Clearing an Alert | 36 |
| Theory of Operation20 | SMBus Alert Response Address | 37 |
| Powering the ADM107520 | Example Use of SMBus Alert Response Address | 37 |
| Current Sense Inputs21 | Digital Comparator Mode | 37 |
| Current Limit Reference21 | PMBus Command Reference | 38 |
| Setting the Current Limit (ISET)22 | Register Details | 39 |
| Soft Start | Operation Command Register | 39 |
| Constant Power Foldback (PLIM)22 | Clear Faults Register | 39 |
| TIMER | PMBus Capability Register | 39 |
| Setting a Linear Output Voltage Ramp at Power-Up24 | IOUT OC Warn Limit Register | 39 |
| Hot Swap Fault Retry25 | VIN OV Warn Limit Register | 39 |
| Fast Response to Severe Overcurrent | VIN UV Warn Limit Register | 39 |
| UV and OV25 | PIN OP Warn Limit Register | 40 |
| PWRGD25 | Status Byte Register | 40 |
| DRAIN | Status Word Register | 40 |
| <u>SPLYGD</u> 26 | IOUT Status Register | 41 |
| <u>LATCH</u> | Input Status Register | 41 |
| SHDN | Manufacturing Specific Status Register | 42 |
| RESTART26 | Read EIN Register | 43 |
| FET Health | Read VIN Register | 43 |
| Power Monitor | Read IOUT Register | 43 |
| Isolation 27 | Read PIN Register | 43 |
| PMBus Interface | PMBus Revision Register | 43 |
| Device Addressing | Manufacturing ID Register | 44 |
| SMBus Protocol Usage28 | Manufacturing Model Register | 44 |
| Packet Error Checking | Manufacturing Revision Register | 44 |
| Partial Transactions on I ² C Bus | Peak IOUT Register | 44 |
| SMBus Message Formats29 | Peak VIN Register | 45 |
| 21.12 40 1.1000age 1 01111ato | | |

| Power Monitor Control Register45 | Read EIN_EXT Register | 49 |
|--|--|--------------------|
| Power Monitor Configuration Register45 | Read VAUX Register | 50 |
| ALERT1 Configuration Register46 | VAUX OV Warn Limit Register | 50 |
| ALERT2 Configuration Register47 | VAUX UV Warn Limit Register | 50 |
| IOUT WARN2 Limit Register48 | VAUX Status Register | 50 |
| Device Configuration Register48 | Outline Dimensions | 51 |
| Power Cycle Register49 | Ordering Guide | 51 |
| Peak PIN Register49 | | |
| | | |
| REVISION HISTORY | | |
| REVISION HISTORY 4/14—Rev. B to Rev. C | Changes to ADC Conversion Time comments in Table | le 1 8 |
| | Changes to Table 4 Added Figure 4; Renumbered Sequentially; and change | 10 ges to |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up | Changes to Table 4 Added Figure 4; Renumbered Sequentially; and change table 5 | 10 ges to 11 |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially24 | Changes to Table 4 | 10 ges to 11 |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 Added Figure 4; Renumbered Sequentially; and change table 5 | |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 | |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 | |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 | |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 | |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 | |
| 4/14—Rev. B to Rev. C Added Setting a Linear Output Voltage Ramp at Power-Up Section and Figure 51; Renumbered Sequentially | Changes to Table 4 | |

GENERAL DESCRIPTION

The ADM1075 is a full feature, negative voltage, hot swap controller with constant power foldback and high accuracy digital current and voltage measurement that allows boards to be safely inserted and removed from a live $-48~\rm V$ backplane. The part provides precise and robust current limiting and protection against both transient and nontransient short circuits and overvoltage and undervoltage conditions. The ADM1075 typically operates from a negative voltage of $-35~\rm V$ to $-80~\rm V$ and, due to shunt regulation, has excellent voltage transient immunity. The operating range of the part is flexible due to the shunt regulator, and the part can be powered directly by a $10~\rm V$ rail to save shunt power dissipation (see the Powering the ADM1075 section for more details).

A full-scale current limit of 25 mV or 50 mV can be selected by choosing the appropriate model. The maximum current limit is set by the combination of the sense resistor, R_{SENSE}, and the input voltage on the ISET pin, using external resistors. This allows fine tuning of the trip voltage so that standard sense resistors can be used. Inrush current is limited to this programmable value by controlling the gate drive of an external N-channel FET. A built-in soft start function allows control of the inrush current profile by an external capacitor on the soft start (SS) pin.

An external capacitor on the TIMER pin determines the maximum allowed on-time for when the system is in current limit. This is based on the safe operating area (SOA) limits of the MOSFET. A constant power foldback scheme is used to control the power dissipation in the MOSFET during power-up and fault conditions. The ADM1075 regulates the current dynamically to ensure that the power in the MOSFET is within SOA limits as V_{DS} changes. After the timer has expired, the device shuts down the MOSFET. The level of this power, along with the TIMER regulation time, can be set to ensure that the MOSFET remains within the SOA limits.

The ADM1075 employs a limited consecutive retry scheme when the LATCH pin is tied to the SHDN pin. In this mode, if the load current reaches the limit, the FET gate is pulled low after the timer expires and retries after a cooling period for seven attempts only. If the fault remains, the device latches off, and the MOSFET is disabled until a manual restart is initiated. Alternatively, the ADM1075 can be set to retry only once by isolating the LATCH pin from the SHDN pin. The part can also be configured to retry an infinite number of times with a 10 second interval between restarts by connecting the GPO2 pin to the RESTART pin.

The ADM1075 has separate UVx and OV pins for undervoltage and overvoltage detection. The FET is turned off if a nontransient voltage less than the undervoltage threshold (typically –35 V) is detected on the UVx pins or if greater than the overvoltage threshold (typically –80 V) is detected on the OV pin. The operating voltage range of the ADM1075 is programmable via resistor networks on the UVx and OV pins. The hysteresis levels on the overvoltage detectors can also be altered by selecting the appropriate resistors. There are two separate UVx pins to allow accurate programming of hysteresis.

In the case of a short circuit, the ADM1075 has a fast response circuit to detect and respond adequately to this event. If the sense voltage exceeds 1.5 times the normal current limit, a high current (750 mA minimum) gate pull-down switch is activated to shut down the MOSFET as quickly as possible. There is a default internal glitch filter of 900 ns. If a longer filter time or different severe overcurrent limit is required, these parameters can be adjusted via the PMBus™ interface.

The ADM1075 also includes a 12-bit ADC to provide digital measurement of the voltage and load current. The current is measured at the output of the internal current sense amplifier and the voltage from the ADC_V input. This data can be read across the PMBus interface.

The PMBus interface allows a controller to read current, voltage, and power measurements from the ADC. Measurements can be initiated by a PMBus command or can be set up to run continuously. The user can read the latest conversion data whenever it is required. A power accumulator is also provided to report total power consumed in a user specified period (total energy). Up to four unique I²C addresses can be created, depending on the configuration of the ADR pin.

The GPO1/ALERT1/CONV and GPO2/ALERT2 outputs can be used as a flag to warn a microcontroller or FPGA of one or more fault/warning conditions becoming active. The fault type and level is programmed across the PMBus, and the user can select which faults/warnings activate the alert.

Other functions include

- PWRGD output, which can be used to enable a power module (the DRAIN and GATE pins are monitored to determine when the load capacitance is fully charged)
- SHDN input to manually disable the GATE drive
- RESTART input to remotely initiate a 10 second shutdown

SPECIFICATIONS

 $VEE = -48 \text{ V}, V_{SENSE} = (V_{SENSE+} - V_{SENSE-}) = 0 \text{ mV}, \text{ shunt regulation current} = 10 \text{ mA}, T_J = -40 ^{\circ}\text{C to} + 105 ^{\circ}\text{C}, \text{ unless otherwise noted.}$

Table 1.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-------|-------|-------|------|--|
| SYSTEM SUPPLY | | | | | |
| Voltage Transient Immunity | | -200 | | V | |
| Typical Operating Voltage | -80 | | -35 | V | Determined by external component, R _{SHUNT} |
| SHUNT REGULATOR | | | | | |
| Operating Supply Voltage Range, VIN | 11.5 | 12.3 | 13 | V | Shunt regulation voltage, $I_{IN} = 5.5$ mA to 30 mA, maximum I_{IN} dependent on T_A , θ_{JA} (see the Powering the ADM1075 section) |
| Quiescent Supply Current | | | 5.5 | mA | VIN = 13 V |
| Undervoltage Lockout, Vuvlo_RISING | | | 9.2 | V | |
| Undervoltage Lockout Hysteresis | | | 600 | mV | |
| Power Directly Without Shunt | 9.2 | | 11.5 | V | |
| UV PINS—UNDERVOLTAGE DETECTION | | | | | |
| Undervoltage Rising Threshold, V _{UVH} | 0.99 | 1.0 | 1.01 | V | |
| Undervoltage Falling Threshold, Vuyl | 0.887 | 0.9 | 0.913 | V | |
| Total Undervoltage Hysteresis | | 100 | | mV | When UVL and UVH are tied together |
| Undervoltage Fault Filter | 3.5 | | 7.5 | μs | |
| UV Propagation Delay | | 5 | 8 | μs | UV low to GATE pull-down active |
| UVL/UVH Input Current | | 1 | 50 | nA | · |
| OV PIN—OVERVOLTAGE DETECTION | | | | | |
| Overvoltage Rising Threshold, Vovr | 0.99 | 1.0 | 1.01 | V | |
| Overvoltage Hysteresis Current | 4.3 | 5 | 5.7 | μΑ | |
| Overvoltage Fault Filter | 1.75 | | 3.75 | μs | |
| OV Propagation Delay | | 2 | 4 | μs | OV high to GATE pull-down active |
| OV Input Current | | 1 | 50 | nA | |
| GATE PIN | | | | | |
| Gate Voltage High | 11 | 12 | 13 | V | $I_{GATE} = -1.0 \mu\text{A}$ |
| Gate Voltage Low | | 10 | 100 | mV | $I_{GATE} = 100 \mu\text{A}$ |
| Pull-Up Current | -50 | | -30 | μΑ | $V_{GATE} = 0 \text{ V to } 8 \text{ V; } V_{SS} = 2 \text{ V}$ |
| Pull-Down Current (Regulation) | 100 | | | μΑ | V _{GATE} ≥ 2 V |
| Pull-Down Current (UV/OV/OC) | 5 | 10 | | mA | V _{GATE} ≥ 2 V |
| Pull-Down Current (Severe OC) | 750 | 1500 | 2000 | mA | $V_{GATE} \ge 6 V$ |
| Pull-Down On-Time (Severe OC) | 8 | | 16 | μs | |
| Gate Hold-Off Resistance | | 20 | | Ω | 0 V ≤ VIN ≤ 9.2 V |
| SENSE+, SENSE- | | | | | |
| SENSE+, SENSE– Input Current, I _{SENSEX} | | | 100 | μΑ | $V_{SENSE} \le 65$ mV for ADM1075-1, per individual pin; $V_{SENSE} \le 130$ mV for ADM1075-2, per individual pin |
| SENSE+, SENSE– Input Imbalance, I _{ASENSEx} | | | 1 | μΑ | $I_{\Delta SENSEx} = I_{SENSE+} - I_{SENSE-}$ |
| VCAP | | | | | |
| Internally Regulated Voltage, V _{VCAP} | 2.66 | 2.7 | 2.74 | V | $0 \le I_{VCAP} \le 100 \mu\text{A}$; $C_{VCAP} = 1 \mu\text{F}$ |
| ISET | | | | | |
| ISET Reference Select Threshold, VISETRSTH | 1.35 | 1.5 | 1.65 | V | If $V_{ISET} > V_{ISETRSTH}$ an internal 1 V reference (V_{CLREF}) is used |
| ISET Internal Reference, V _{CLREF} | | 1 | | V | Accuracies included in total sense voltage accuracies |
| Gain of Current Sense Amplifier, AV _{CSAMP} | | 50/25 | | V/V | Accuracies included in total sense voltage accuracies |
| ISET Input Current, IISET | | | 100 | nA | $V_{ISET} \leq VCAP$ |
| ADM1075-1 ONLY (GAIN = 50) | | | | | |
| Hot Swap Sense Voltage | | | | | |
| Hot Swap Sense Voltage Current Limit, Vsensecl | 19.4 | 20 | 20.6 | mV | $V_{ISET} > 1.65 \text{ V; } V_{GATE} = 3 \text{ V; } I_{GATE} = 0 \mu\text{A; } V_{SS} \geq 2 \text{ V; } V_{PLIM} = 0 \text{ V}$ |
| | 24.5 | 25 | 25.5 | mV | $V_{ISET} = 1.25 \text{ V; } V_{GATE} = 3 \text{ V; } I_{GATE} = 0 \mu\text{A; } V_{SS} \geq 2 \text{ V; } V_{PLIM} = 0 \text{ V}$ |
| | 19.5 | 20 | 20.5 | mV | $V_{ISET} = 1.0 \text{ V; } V_{GATE} = 3 \text{ V; } I_{GATE} = 0 \mu\text{A; } V_{SS} \geq 2 \text{ V; } V_{PLIM} = 0 \text{ V}$ |
| | 14.5 | 15 | 15.5 | mV | $V_{ISET} = 0.75 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0 \text{ V}$ |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------|------|------|------|--|
| Constant Power Active | 9.4 | 10 | 11.0 | mV | $V_{\text{ISET}} > 1.65 \text{ V; } V_{\text{GATE}} = 3 \text{ V; } I_{\text{GATE}} = 0 \mu\text{A; } V_{\text{SS}} \geq 2 \text{ V; } V_{\text{PLIM}} = 0.2 \text{ V}$ |
| | 4.5 | 5 | 5.7 | mV | $V_{ISET} > 1.65 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0.4 \text{ V}$ |
| | 1.4 | 2 | 2.6 | mV | $V_{ISET} > 1.65 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 1.2 \text{ V}$ |
| Circuit Breaker Offset, V _{CBOS} | 0.6 | 0.75 | 0.95 | mV | Circuit breaker voltage, $V_{CB} = V_{SENSECL} - V_{CBOS}$ |
| Severe Overcurrent | | | | | Activates high current gate pull-down |
| Voltage Threshold, V _{SENSEOC} | 23 | 25 | 27 | mV | V _{ISET} > 1.65 V; V _{SS} ≥ 2 V; optional select through PMBus |
| | 28 | 30 | 32 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; \text{ default at power-up}$ |
| | 38 | 40 | 42 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; optional select through PMBus}$ |
| | 43 | 45 | 47 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; optional select through PMBus}$ |
| Response Time | | | | | |
| Glitch Filter Duration | 50 | | 200 | ns | $V_{ISET} > 1.65 \text{ V; } V_{SS} \ge 2 \text{ V; } V_{SENSE} \text{ step from 18 mV to 52 mV;}$ optional select through PMBus |
| | 500 | | 900 | ns | $V_{ISET} > 1.65 \text{ V; } V_{SS} \ge 2 \text{ V; } V_{SENSE} \text{ step from 18 mV to 52 mV;}$ default at power-up |
| | 6.2 | | 10.7 | μs | $V_{ISET} > 1.65 \text{ V; } V_{SS} \ge 2 \text{ V; } V_{SENSE} \text{ step from 18 mV to 52 mV;}$ optional select through PMBus |
| | 44 | | 57 | μs | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 18 mV to 52 mV};$ optional select through PMBus |
| Total Response Time | 180 | | 300 | ns | V _{ISET} > 1.65 V; V _{SS} ≥ 2 V; V _{SENSE} step from 18 mV to 52 mV; optional select through PMBus |
| | 610 | | 950 | ns | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 18 mV to 52 mV};$ default at power-up |
| | 7 | | 13 | μs | $V_{ISET} > 1.65 \text{ V; } V_{SS} \ge 2 \text{ V; } V_{SENSE} \text{ step from 18 mV to 52 mV;}$ optional select through PMBus |
| | 45 | | 60 | μs | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 18 mV to 52 mV};$ optional select through PMBus |
| ADM1075-2 ONLY (GAIN = 25) | | | | | |
| Hot Swap Sense Voltage | | | | | |
| Hot Swap Sense Voltage Current Limit, V _{SENSECL} | 39.2 | 40 | 40.8 | mV | $V_{ISET} > 1.65 \text{ V; } V_{GATE} = 3 \text{ V; } I_{GATE} = 0 \mu\text{A; } V_{SS} \geq 2 \text{ V; } V_{PLIM} = 0 \text{ V}$ |
| | 49.2 | 50 | 50.8 | mV | $V_{ISET} = 1.25 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0 \text{ V}$ |
| | 39.2 | 40 | 40.8 | mV | $V_{ISET} = 1.0 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0 \text{ V}$ |
| | 29.2 | 30 | 30.8 | mV | $V_{ISET} = 0.75 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0 \text{ V}$ |
| Constant Power Active | 19 | 20 | 21.9 | mV | $V_{ISET} > 1.65 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0.2 \text{ V}$ |
| | 9.2 | 10 | 11.2 | mV | $V_{ISET} > 1.65 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 0.4 \text{ V}$ |
| | 3 | 4 | 5.0 | mV | $V_{ISET} > 1.65 \text{ V}; V_{GATE} = 3 \text{ V}; I_{GATE} = 0 \mu\text{A}; V_{SS} \ge 2 \text{ V}; V_{PLIM} = 1.2 \text{ V}$ |
| Circuit Breaker Offset, V _{CBOS} | 1.1 | 1.5 | 1.9 | mV | Circuit breaker voltage, $V_{CB} = V_{SENSECL} - V_{CBOS}$ |
| Severe Overcurrent | | | | | Activates high current gate pull-down |
| Voltage Threshold, V _{SENSEOC1} | 46 | 50 | 54 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; \text{ optional select through PMBus}$ |
| _ | 56 | 60 | 64 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; \text{ default at power-up}$ |
| | 76 | 80 | 84 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; \text{ optional select through PMBus}$ |
| | 86 | 90 | 94 | mV | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; \text{ optional select through PMBus}$ |
| Response Time | | | | | · |
| Glitch Filter Duration | 50 | | 200 | ns | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 36 mV to 104 mV};$ optional select through PMBus |
| | 400 | | 900 | ns | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 36 mV to 104 mV};$ default at power-up |
| | 6.2 | | 10.7 | μs | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 36 mV to 104 mV};$ optional select through PMBus |
| | 44 | | 57 | μs | $V_{ISET} > 1.65 \text{ V}; V_{SS} \ge 2 \text{ V}; V_{SENSE} \text{ step from 36 mV to 104 mV};$ optional select through PMBus |

| SOFT START SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), ITIMERUPPOR Timer Pull-Up Current (OC Fault), ITIMERUPPLT Timer Pull-Down Current (Retry), ITIMERDNRT Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL | 180 610 7 45 -11.5 0.6 1.2 -4 -63 1.7 | -10 1.25 2.5 100 -3 -60 2 3.33 100 1.0 | 300 950 13 60 -8.5 1.9 3.8 | ns ns μs μs μA mV mV μA μA | VISET > 1.65 V; VSSS ≥ 2 V; VSENSE Step from 36 mV to 104 mV; optional select through PMBus $V_{ISET} > 1.65 \text{ V}$; $V_{SS} \ge 2 \text{ V}$; V_{SENSE} step from 36 mV to 104 mV; default at power-up $V_{ISET} > 1.65 \text{ V}$; $V_{SS} \ge 2 \text{ V}$; V_{SENSE} step from 36 mV to 104 mV; optional select through PMBus $V_{ISET} > 1.65 \text{ V}$; $V_{SS} \ge 2 \text{ V}$; V_{SENSE} step from 36 mV to 104 mV; optional select through PMBus $V_{ISET} > 1.65 \text{ V}$; $V_{SS} \ge 2 \text{ V}$; V_{SENSE} step from 36 mV to 104 mV; optional select through PMBus $V_{SS} = 0V$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V}$; ADM1075-1 only (gain = 50) When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V}$; ADM1075-2 only (gain = 25) $V_{SS} = 1 \text{ V}$ Initial power-on reset; $V_{TIMER} = 0.5 \text{ V}$ Overcurrent fault; $0.05 \text{ V} \le V_{TIMER} \le 1 \text{ V}$ |
|--|--|---|--|--|---|
| SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), Itimeruppor Timer Pull-Up Current (OC Fault), Itimerupplt Timer Pull-Down Current (Retry), Itimerdnrt Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), Itimerdnhold Timer High Threshold, Vtimerh Timer Low Threshold, Vtimerl PLIM | 7 45 -11.5 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | 13 60 -8.5 1.9 3.8 | μs μs μA mV mV μA μA | $V_{ISET} > 1.65 \text{ V; } V_{SS} \geq 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to } 104 \text{ mV; } default at power-up \\ V_{ISET} > 1.65 \text{ V; } V_{SS} \geq 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to } 104 \text{ mV; } optional \text{ select through PMBus} \\ V_{ISET} > 1.65 \text{ V; } V_{SS} \geq 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to } 104 \text{ mV; } optional \text{ select through PMBus} \\ \\ V_{SS} = 0V \\ When V_{SENSE} \text{ reaches this level, } I_{SS} \text{ is enabled, ramping; } V_{SS} = 0 \text{ V; } ADM1075-1 \text{ only } (gain = 50) \\ When V_{SENSE} \text{ reaches this level, } I_{SS} \text{ is enabled, ramping; } V_{SS} = 0 \text{ V; } ADM1075-2 \text{ only } (gain = 25) \\ V_{SS} = 1 \text{ V} \\ \\ Initial \text{ power-on reset; } V_{TIMER} = 0.5 \text{ V} \\ Overcurrent \text{ fault; } 0.05 \text{ V} \leq V_{TIMER} \leq 1 \text{ V} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $ |
| SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), Itimeruppor Timer Pull-Up Current (OC Fault), Itimerupplt Timer Pull-Down Current (Retry), Itimerdnrt Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), Itimerdnhold Timer High Threshold, Vtimerh Timer Low Threshold, Vtimerl PLIM | 7 45 -11.5 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | 13 60 -8.5 1.9 3.8 | μs μs μA mV mV μA μA | default at power-up $V_{ISET} > 1.65 \text{ V; } V_{SS} \ge 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to 104 mV; optional select through PMBus}$ $V_{ISET} > 1.65 \text{ V; } V_{SS} \ge 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to 104 mV; optional select through PMBus}$ $V_{SS} = 0 \text{ V}$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V; ADM1075-1 only (gain = 50)}$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V; ADM1075-2 only (gain = 25)}$ $V_{SS} = 1 \text{ V}$ Initial power-on reset; $V_{TIMER} = 0.5 \text{ V}$ Overcurrent fault; $0.05 \text{ V} \le V_{TIMER} \le 1 \text{ V}$ |
| SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), Itimeruppor Timer Pull-Up Current (OC Fault), Itimerupplt Timer Pull-Down Current (Retry), Itimerdnrt Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), Itimerdnhold Timer High Threshold, Vtimerh Timer Low Threshold, Vtimerl PLIM | -11.5 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | -8.5 1.9 3.8 | μA mV mV μA μA | optional select through PMBus $V_{ISET} > 1.65 \text{ V; } V_{SS} \geq 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to 104 mV; } optional select through PMBus $ $V_{SS} = 0V$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V; } ADM1075-1 \text{ only } (gain = 50)$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V; } ADM1075-2 \text{ only } (gain = 25)$ $V_{SS} = 1 \text{ V}$ Initial power-on reset; $V_{TIMER} = 0.5 \text{ V}$ Overcurrent fault; $0.05 \text{ V} \leq V_{TIMER} \leq 1 \text{ V}$ |
| SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), Itimeruppor Timer Pull-Up Current (OC Fault), Itimerupplt Timer Pull-Down Current (Retry), Itimerdnrt Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), Itimerdnhold Timer High Threshold, Vtimerh Timer Low Threshold, Vtimerl PLIM | -11.5 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | -8.5 1.9 3.8 | μΑ mV mV μΑ μΑ | $V_{ISET} > 1.65 \text{ V; } V_{SS} \geq 2 \text{ V; } V_{SENSE} \text{ step from 36 mV to 104 mV; } $ optional select through PMBus $V_{SS} = 0V$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V; } ADM1075-1 \text{ only } (gain = 50)$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0 \text{ V; } ADM1075-2 \text{ only } (gain = 25)$ $V_{SS} = 1 \text{ V}$ Initial power-on reset; $V_{TIMER} = 0.5 \text{ V}$ Overcurrent fault; $0.05 \text{ V} \leq V_{TIMER} \leq 1 \text{ V}$ |
| SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), Itimeruppor Timer Pull-Up Current (OC Fault), Itimerupplt Timer Pull-Down Current (Retry), Itimerdnrt Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), Itimerdnhold Timer High Threshold, Vtimerh Timer Low Threshold, Vtimerl PLIM | 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | 1.9 3.8 -2 -57 | mV mV μA μA μA | $V_{SS} = 0V$ When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0$ V; ADM1075-1 only (gain = 50) When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS} = 0$ V; ADM1075-2 only (gain = 25) $V_{SS} = 1$ V Initial power-on reset; $V_{TIMER} = 0.5$ V Overcurrent fault; 0.05 V $\leq V_{TIMER} \leq 1$ V |
| SS Pull-Up Current, Iss Default Vsensecl Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), Itimeruppor Timer Pull-Up Current (OC Fault), Itimerupplt Timer Pull-Down Current (Retry), Itimerdnrt Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), Itimerdnhold Timer High Threshold, Vtimerh Timer Low Threshold, Vtimerl PLIM | 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | 1.9 3.8 -2 -57 | mV mV μA μA μA | When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS}=0$ V; ADM1075-1 only (gain = 50) When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS}=0$ V; ADM1075-2 only (gain = 25) $V_{SS}=1$ V Initial power-on reset; $V_{TIMER}=0.5$ V Overcurrent fault; 0.05 V $\leq V_{TIMER} \leq 1$ V |
| Default VSENSECL Limit SS Pull-Down Current TIMER Timer Pull-Up Current (POR), ITIMERUPPOR Timer Pull-Up Current (OC Fault), ITIMERUPFLT Timer Pull-Down Current (Retry), ITIMERDNRT Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL PLIM | 0.6 1.2 -4 -63 1.7 | 1.25 2.5 100 -3 -60 2 3.33 100 | 1.9 3.8 -2 -57 | mV mV μA μA μA | When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS}=0$ V; ADM1075-1 only (gain = 50) When V_{SENSE} reaches this level, I_{SS} is enabled, ramping; $V_{SS}=0$ V; ADM1075-2 only (gain = 25) $V_{SS}=1$ V Initial power-on reset; $V_{TIMER}=0.5$ V Overcurrent fault; 0.05 V $\leq V_{TIMER} \leq 1$ V |
| SS Pull-Down Current TIMER Timer Pull-Up Current (POR), ITIMERUPPOR Timer Pull-Up Current (OC Fault), ITIMERUPFLT Timer Pull-Down Current (Retry), ITIMERDNRT Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL | 1.2 -4 -63 1.7 | 2.5 100 -3 -60 2 3.33 100 | 3.8 -2 -57 | mV μA μA μA | $V_{SS} = 0 \text{ V; ADM1075-1 only (gain} = 50)$ $When V_{SENSE} \text{ reaches this level, } I_{SS} \text{ is enabled, ramping;}$ $V_{SS} = 0 \text{ V; ADM1075-2 only (gain} = 25)$ $V_{SS} = 1 \text{ V}$ $Initial \text{ power-on reset; } V_{TIMER} = 0.5 \text{ V}$ $Overcurrent \text{ fault; } 0.05 \text{ V} \leq V_{TIMER} \leq 1 \text{ V}$ |
| TIMER Timer Pull-Up Current (POR), I _{TIMERUPPOR} Timer Pull-Up Current (OC Fault), I _{TIMERUPFLT} Timer Pull-Down Current (Retry), I _{TIMERDNRT} Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), I _{TIMERDNHOLD} Timer High Threshold, V _{TIMERH} Timer Low Threshold, V _{TIMERL} | -4 -63 1.7 | -3 -60 2 3.33 100 | -2 -57 | μA μA μA | $V_{SS} = 0$ V; ADM1075-2 only (gain = 25) $V_{SS} = 1$ V Initial power-on reset; $V_{TIMER} = 0.5$ V Overcurrent fault; 0.05 V $\leq V_{TIMER} \leq 1$ V |
| TIMER Timer Pull-Up Current (POR), I _{TIMERUPPOR} Timer Pull-Up Current (OC Fault), I _{TIMERUPFLT} Timer Pull-Down Current (Retry), I _{TIMERDNRT} Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), I _{TIMERDNHOLD} Timer High Threshold, V _{TIMERH} Timer Low Threshold, V _{TIMERL} | -63 1.7 | -3 -60 2 3.33 100 | -57 | μA μA | $V_{SS} = 1 \text{ V}$ Initial power-on reset; $V_{TIMER} = 0.5 \text{ V}$ Overcurrent fault; $0.05 \text{ V} \leq V_{TIMER} \leq 1 \text{ V}$ |
| Timer Pull-Up Current (POR), ITIMERUPPOR Timer Pull-Up Current (OC Fault), ITIMERUPFLT Timer Pull-Down Current (Retry), ITIMERDNRT Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL PLIM | -63 1.7 | -60 2 3.33 100 | -57 | μA | Overcurrent fault; 0.05 V ≤ V _{TIMER} ≤ 1 V |
| Timer Pull-Up Current (OC Fault), ITIMERUPFLT Timer Pull-Down Current (Retry), ITIMERDNRT Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL PLIM | -63 1.7 | -60 2 3.33 100 | -57 | μA | Overcurrent fault; 0.05 V ≤ V _{TIMER} ≤ 1 V |
| Timer Pull-Down Current (Retry), ITIMERDNRT Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL PLIM | 0.98 | 2 3.33 100 | | | , |
| Timer Retry/OC Fault Current Ratio Timer Pull-Down Current (Hold), I _{TIMERDNHOLD} Timer High Threshold, V _{TIMERH} Timer Low Threshold, V _{TIMERL} PLIM | 0.98 | 3.33 100 | 2.3 | μA | l |
| Timer Pull-Down Current (Hold), ITIMERDNHOLD Timer High Threshold, VTIMERH Timer Low Threshold, VTIMERL PLIM | | 100 | | | After a fault when GATE is off; $V_{TIMER} = 0.5 \text{ V}$ |
| Timer High Threshold, V _{TIMERH} Timer Low Threshold, V _{TIMERL} PLIM | | | | % | Defines the limits of the autoretry duty cycle |
| Timer Low Threshold, V _{TIMERL} PLIM | | 1.0 | | μΑ | Holds TIMER at 0 V when inactive; V _{TIMER} = 0.5 V |
| PLIM | 0.03 | | 1.02 | V | |
| | | 0.05 | 0.07 | V | |
| l l | | | | | |
| PLIM Active Threshold | 0.08 | 0.09 | 0.1 | V | V _{ISET} > 1.65 V |
| Input Current, I _{PLIM} | | | 100 | nA | $V_{PLIM} \le 1 V$ |
| Minimum Current Clamp, V _{ICLAMP} | 75 | 100 | 125 | mV | $V_{PLIM} = 1.2 \text{ V; } V_{SENSE_IMIN} = (V_{ICLAMP} \div gain) = minimum$ allowed current control |
| DRAIN | | | | | |
| DRAIN Voltage at Which PWRGD Asserts | 1.9 | 2 | 2.1 | V | $I_{DRAIN} \leq 50 \mu A$ |
| ADC_AUX/ADC_V | | | | | |
| Input Current | | | 100 | nA | $0 \text{ V} \leq \text{V}_{ADC} \leq 1.5 \text{ V}$ |
| SHDN PIN | | | | | |
| Input High Voltage, V _{IH} | 1.1 | | | V | |
| Input Low Voltage, V _{IL} | | | 0.8 | V | |
| Glitch Filter | | 1 | | μs | |
| Internal Pull-Up Current | | 8 | | μΑ | Pull-up to VIN |
| RESTART PIN | | | | | |
| Input High Voltage, V _{IH} | 1.1 | | | V | |
| Input Low Voltage, V _{IL} | | | 0.8 | V | |
| Glitch Filter | | 1 | | μs | |
| Internal Pull-Up Current | | 8 | | μA | Pull-up to VIN |
| SPLYGD PIN | | | | | |
| Output Low Voltage, Vol_LATCH | | | 0.4 | V | I _{SPLYGD} = 1 mA |
| 3 7 1 2 | | | 1.5 | V | $I_{SPLYGD} = 5 \text{ mA}$ |
| Leakage Current | | | 100 | nA | $V_{SPLYGD} \le 2 \text{ V}; \overline{SPLYGD} \text{ pin disabled}$ |
| - | | | 1 | μΑ | $V_{SPLYGD} \le 14 \text{ V}; \overline{SPLYGD}$ pin disabled |
| LATCH PIN | | | | - | · |
| Output Low Voltage, Vol_LATCH | | | 0.4 | V | I _{LATCH} = 1 mA |
| | | | 1.5 | v | ILATCH = 5 mA |
| Leakage Current | | | 100 | nA | $V_{LATCH} \le 2 \text{ V}$; LATCH pin disabled |
| | | | 1 | μA | $V_{LATCH} \le 14 \text{ V}$; LATCH pin disabled |
| GPO1/ALERT1/CONV PIN | | | • | μ/ (| Taken 2 1 1 V D VI CIT pill dibubicu |
| | | | 0.4 | V | $I_{GPO} = 1 \text{ mA}$ |
| Output Low Voltage, V _{OL_GPO1} | | | 0.4 1.5 | V | $I_{GPO} = I \text{ mA}$ $I_{GPO} = 5 \text{ mA}$ |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------|-------|-------|------|--|
| Leakage Current | | | 100 | nA | V _{GPO} ≤ 2 V; GPO disabled |
| | | | 1 | μΑ | V _{GPO} = 14 V; GPO disabled |
| Input High Voltage, V _{IH} | 1.1 | | | V | Configured as CONV pin |
| Input Low Voltage, V _{IL} | | | 8.0 | V | Configured as CONV pin |
| Glitch Filter | | 1 | | μs | Configured as CONV pin |
| GPO2/ALERT2 PIN | | | | | |
| Output Low Voltage, Vol_GPO2 | | | 0.4 | V | $I_{GPO} = 1 \text{ mA}$ |
| | | | 1.5 | V | $I_{GPO} = 5 \text{ mA}$ |
| Leakage Current | | | 100 | nA | V _{GPO} ≤ 2 V; GPO disabled |
| - | | | 1 | μΑ | V _{GPO} = 14 V; GPO disabled |
| PWRGD PIN | | | | | |
| Output Low Voltage, Vol_PWRGD | | | 0.4 | V | $I_{PWRGD} = 1 \text{ mA}$ |
| • | | | 1.5 | V | $I_{PWRGD} = 5 \text{ mA}$ |
| VIN That Guarantees Valid Output | 1 | | | V | $I_{SINK} = 100 \mu A; V_{OL_PWRGD} = 0.4 V$ |
| Leakage Current | | | 100 | nA | $V_{PWRGD} \le 2 \text{ V}; \overline{PWRGD}$ active |
| | | | 1 | μΑ | V _{PWRGD} = 14 V; PWRGD active |
| CURRENT AND VOLTAGE MONITORING | | | | ļ | VPWKGD = 11 V, · · · · · · = detive |
| Current Sense Absolute Error (ADM1075-1) | | | | | 25 mV input range; 128 sample averaging (unless otherwise noted) |
| | | -0.01 | ±0.7 | % | $V_{SENSE} = 25 \text{ mV}$ |
| | | 0.05 | ±0.85 | % | $V_{SENSE} = 20 \text{ mV}$ |
| | | 0.07 | ±0.85 | % | $V_{SENSE} = 20 \text{ mV}$; 16 sample averaging |
| | | 0.04 | ±2.8 | % | $V_{\text{SENSE}} = 20 \text{ mV}$; 1 sample averaging |
| | | | ±1.0 | % | $V_{\text{SENSE}} = 15 \text{ mV}$ |
| | | | ±1.4 | % | $V_{SENSE} = 10 \text{ mV}$ |
| | | | ±2.7 | % | $V_{SENSE} = 5 \text{ mV}$ |
| | | | ±5.9 | % | $V_{SENSE} = 2.5 \text{ mV}$ |
| Current Sense Absolute Error (ADM1075-2) | | | | | 50 mV input range; 128 sample averaging (unless otherwise noted) |
| | | -0.03 | ±0.65 | % | $V_{SENSE} = 50 \text{ mV}$ |
| | | -0.03 | ±0.7 | % | $V_{SENSE} = 40 \text{ mV}$ |
| | | -0.03 | ±0.7 | % | $V_{SENSE} = 40 \text{ mV}$; 16 sample averaging |
| | | -0.04 | ±1.35 | % | $V_{SENSE} = 40 \text{ mV}$; 1 sample averaging |
| | | | ±0.75 | % | $V_{SENSE} = 30 \text{ mV}$ |
| | | | ±0.9 | % | $V_{SENSE} = 20 \text{ mV}$ |
| | | | ±1.7 | % | $V_{SENSE} = 10 \text{ mV}$ |
| | | | ±3.0 | % | $V_{SENSE} = 5 \text{ mV}$ |
| ADC_V/ADC_AUX Absolute Accuracy | -0.8 | | +0.8 | % | $0.6 \text{ V} \leq \text{V}_{ADC} \leq 1.5 \text{ V}$ |
| ADC Conversion Time | | | | | 1 sample of voltage and current; from command received to valid data in register |
| | | 191 | 219 | μs | VAUX disabled |
| | | 263 | 301 | μs | VAUX enabled |
| | | | | | 16 samples of voltage and current averaged; from command received to valid data in register |
| | | 2.830 | 3.243 | ms | VAUX disabled |
| | | 3.987 | 4.568 | ms | VAUX enabled |
| | | | | | 128 samples of voltage and current averaged; from command received to valid data in register |
| | | 22.54 | 25.83 | ms | VAUX disabled (default on power-up) |
| | | 31.79 | 36.43 | ms | VAUX enabled |
| Power Multiplication Time | | 14 | | μs | |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-----|-----|-----|------|--|
| ADR PIN | | | | | See Table 6 |
| Address Set to 00 | 0 | | 8.0 | V | Connect to VEE |
| Input Current for Address 00 | -40 | -22 | | μΑ | $V_{ADR} = 0 \text{ V to } 0.8 \text{ V}$ |
| Address Set to 01 | 135 | 150 | 165 | kΩ | Resistor to VEE |
| Address Set to 10 | -1 | | +1 | μΑ | No connect state; maximum leakage current allowed |
| Address Set to 11 | 2.1 | | | V | Connect to VCAP |
| Input Current for Address 11 | | 3 | 10 | μΑ | V _{ADR} = 2.0 V to VCAP; must not exceed the maximum allowable current draw from VCAP |
| SERIAL BUS DIGITAL INPUTS (SDAI/SDAO, SCL) | | | | | |
| Input High Voltage, V _{IH} | 1.1 | | | V | |
| Input Low Voltage, V _{IL} | | | 8.0 | V | |
| Output Low Voltage, Vol | | | 0.4 | V | I _{OL} = 4 mA, SDAO only |
| Input Leakage, I _{LEAK-PIN} | -10 | | +10 | μΑ | |
| | -5 | | +5 | μΑ | Device is not powered |
| Nominal Bus Voltage, VDD | 2.7 | | 5.5 | V | 3 V to 5 V ±10% |
| Capacitive Load per Bus Segment, CBUS | | | 400 | рF | |
| Capacitance for SDAI, SDAO, or SCL Pin, CPIN | | 5 | | рF | |
| Input Glitch Filter, t _{SP} | 0 | | 50 | ns | |

SERIAL BUS TIMING

Table 2.

| Parameter | Description | Min | Тур | Max | Unit | Test Conditions/Comments |
|---------------------|--|---------------------------|-----|-----|------|--------------------------|
| f _{SCLK} | Clock frequency | | | 400 | kHz | |
| t _{BUF} | Bus free time | 1.3 | | | μs | |
| t _{HD;STA} | Start hold time | 0.6 | | | μs | |
| t _{SU;STA} | Start setup time | 0.6 | | | μs | |
| t _{SU;STO} | Stop setup time | 0.6 | | | μs | |
| t _{HD;DAT} | SDA ¹ hold time | 300 | | 900 | ns | |
| $t_{\text{SU;DAT}}$ | SDA ¹ setup time | 100 | | | ns | |
| t_{LOW} | SCL low time | 1.3 | | | μs | |
| t _{HIGH} | SCL high time | 0.6 | | | μs | |
| t_R^2 | SCL, SDA ¹ rise time | 20 | | 300 | ns | |
| t_{F} | SCL, SDA ¹ fall time | 20 | | 300 | ns | |
| tof | SCL, SDA ¹ output fall time | $20 + 0.1 \times C_{BUS}$ | | 250 | ns | |

 $^{^1}$ SDAI and SDAO tied together. 2 t_R = (V_{IL(MAX)} - 0.15) to (V_{IH3V3} + 0.15) and t_F = 0.9 V_{DD} to (V_{IL(MAX)} - 0.15); where V_{IH3V3} = 2.1 V, and V_{DD} = 3.3 V.




Figure 2. Serial Bus Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3

| Table 3. | |
|--------------------------------------|--------------------------|
| Parameter | Rating |
| VIN Pin to VEE | -0.3 V to +14 V |
| UVL Pin to VEE | −0.3 V to +4 V |
| UVH Pin to VEE | −0.3 V to +4 V |
| OV Pin to VEE | −0.3 V to +4 V |
| ADC_V Pin to VEE | −0.3 V to +4 V |
| ADC_AUX Pin to VEE | −0.3 V to +4 V |
| SS Pin to VEE | -0.3 V to (VCAP + 0.3 V) |
| TIMER Pin to VEE | -0.3 V to (VCAP + 0.3 V) |
| VCAP Pin to VEE | −0.3 V to +4 V |
| ISET Pin to VEE | −0.3 V to +4 V |
| SPLYGD Pin to VEE | −0.3 V to +18 V |
| LATCH Pin to VEE | -0.3 V to +18 V |
| RESTART Pin to VEE | −0.3 V to +18 V |
| SHDN Pin to VEE | −0.3 V to +18 V |
| PWRGD Pin to VEE | -0.3 V to +18 V |
| DRAIN Pin to VEE | -0.3 V to (VCAP + 0.3 V) |
| SCL Pin to VEE | -0.3 V to +6.5 V |
| SDAI Pin to VEE | −0.3 V to +6.5 V |
| SDAO Pin to VEE | −0.3 V to +6.5 V |
| ADR Pin to VEE | -0.3 V to (VCAP + 0.3 V) |
| GPO1/ALERT1/CONV Pin to VEE | -0.3 V to +18 V |
| GPO2/ALERT2 Pin to VEE | -0.3 V to +18 V |
| PLIM Pin to VEE | −0.3 V to +4 V |
| GATE Pin to VEE | −0.3 V to +18 V |
| SENSE+ Pin to VEE | −0.3 V to +4 V |
| SENSE- Pin to VEE | −0.3 V to +0.3 V |
| VEE to VEE_G | −0.3 V to +0.3 V |
| Continuous Current into Any Pin | ±10 mA |
| Storage Temperature Range | −65°C to +125°C |
| Operating Junction Temperature Range | −40°C to +105°C |
| Lead Temperature, Soldering (10 sec) | 300°C |
| Junction Temperature | 150°C |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | θ_{JA}^1 | θις | Unit |
|---------------|-----------------|-----|------|
| 28-Lead TSSOP | 68 | 20 | °C/W |
| 28-Lead LFCSP | 35 | 4 | °C/W |

¹ Measured on JEDEC 4-layer board in still air.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTION





Figure 3. TSSOP Pin Configuration



NOTES

1. EXPOSED PAD. SOLDER THE EXPOSED PAD TO THE BOARD TO IMPROVE THERMAL DISSIPATION. THE EXPOSED PAD CAN BE CONNECTED TO VEE.

Figure 4. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

| Pin | No. | | |
|-------|-------|----------|---|
| TSSOP | LFCSP | Mnemonic | Description |
| 1 | 25 | DRAIN | Connect to the drain pin of the FET through a resistor. The current in this resistor is used to determine the V _{DS} of the MOSFET. This is used for PWRGD. |
| 2 | 26 | VIN | Shunt Regulated Positive Supply to Chip. Connect to the positive supply rail via a shunt resistor. A 1 μ F capacitor to VEE is recommended on the VIN pin. |
| 3 | 27 | UVH | Undervoltage Rising Input Pin. An external resistor divider is used from the supply to this pin to allow an internal comparator to detect if the supply is under the UVH limit. |
| 4 | 28 | UVL | Undervoltage Falling Input Pin. An external resistor divider is used from the supply to this pin to allow an internal comparator to detect if the supply is under the UVL limit. |
| 5 | 1 | OV | Overvoltage Input Pin. An external resistor divider is used from the supply to this pin to allow an internal comparator to detect if the supply is above the OV limit. |
| 6 | 2 | PLIM | The voltage on this pin is proportional to the V _{DS} voltage of the FET. As the PLIM voltage changes, the current limit automatically adjusts to maintain constant power across the FET. |
| 7 | 3 | VCAP | A capacitor with a value of 1 μ F or greater should be placed on this pin to maintain good accuracy. This is an internal regulated supply. This pin can be used as a reference to program the ISET pin voltage. |
| 8 | 4 | ADC_V | This pin is used to read back the input voltage using the internal ADC. It can be connected to the OV string or a separate divider. |
| 9 | 5 | ISET | This pin allows the current limit threshold to be programmed. The default limit is set when this pin is connected directly to VCAP. Alternatively, using a resistor divider from VCAP, the current limit can be adjusted to achieve a user defined sense voltage. An external reference can also be used. |
| 10 | 6 | SS | A capacitor is used on this pin to set the inrush current soft start ramp profile. The voltage on the soft start pin controls the current sense voltage limit, allowing control over the inrush current profile. |
| 11 | 7 | TIMER | Timer Pin. An external capacitor, C _{TIMER} , sets an initial timing cycle delay and a fault delay. The GATE pin turns off when the voltage on the TIMER pin exceeds the upper threshold. |
| 12 | 8 | LATCH | This pin signals the device latching off after an overcurrent fault. This pin is also used to configure the desired retry scheme. See the Hot Swap Fault Retry section for additional details. |
| 13 | 9 | ADR | PMBus Address Pin. This pin can be tied low, tied to VCAP, left floating, or tied low through a resistor to set four different PMBus addresses. |

| Pin | No. | | |
|-------|-------|----------------------|--|
| TSSOP | LFCSP | Mnemonic | Description |
| 14 | 10 | SHDN | Drive this pin low to shut down the gate. Internal weak pull-up to VIN. This pin is also used to configure the desired retry scheme. See the Hot Swap Fault Retry section for additional details. |
| 15 | 11 | RESTART | Falling Edge Triggered 10 sec Automatic Restart. The gate remains off for 10 seconds, and then powers back up. Internal weak pull-up to VIN. This pin is also used to configure the desired retry scheme. See the Hot Swap Fault Retry section for additional details. |
| 16 | 12 | GPO1/ALERT1 /CONV | General-Purpose Digital Output (GPO1). Alert (ALERT1). This pin can be configured to generate an alert signal when one or more fault or warning conditions have been detected. Conversion (CONV). This pin can be used as an input signal to control when a power monitor ADC sampling cycle begins. This pin defaults to indicate FET health mode at power-up. There is no internal pull-up on this pin. |
| 17 | 13 | GPO2/ALERT2 | General-Purpose Digital Output (GPO2). Alert (ALERT2). This pin can be configured to generate an alert signal when one or more fault or warning conditions have been detected. This pin is also used to configure the desired retry scheme. See the Hot Swap Fault Retry section for further details. This pin defaults to indicate a seven-attempt fail at power-up. There is no internal pull-up on this pin. |
| 18 | 14 | SDAO | PMBus Serial Data Output. This is a split version of the SDA for easy use with optocouplers. |
| 19 | 15 | SDAI | PMBus Serial Data Input. This is a split version of the SDA for easy use with optocouplers. |
| 20 | 16 | SCL | PMBus Clock Pin. Open-drain input requires an external resistive pull-up. |
| 21 | 17 | PWRGD | Power-Good Signal. This pin is used to indicate that the FET is no longer in the linear region and capacitors are fully charged. See the PWRGD section for details on assert and deassert. |
| 22 | 18 | ADC_AUX | This pin is used to read back a voltage using the internal ADC. |
| 23 | 19 | SPLYGD | This pin asserts low when the supply is within the UV and OV limits set by the UVx and OV pins. |
| 24 | 20 | VEE | Chip Ground Pin. Must connect to –VIN rail (lowest potential). |
| 25 | 21 | SENSE- | Negative Current Sense Input Pin. A sense resistor between the SENSE+ pin and the SENSE- pin sets the analog current limit. The hot swap operation controls the external FET gate to maintain the (V _{SENSE+} - V _{SENSE-}) sense voltage. This pin also connects to the VEE node, but should be routed separately. |
| 26 | 22 | SENSE+ | Positive Current Sense Input Pin. A sense resistor between the SENSE+ pin and the SENSE- pin sets the analog current limit. The hot swap operation controls the external FET gate to maintain the (V _{SENSE+} – V _{SENSE-}) sense voltage. This pin also connects to the FET source node. |
| 27 | 23 | GATE | Gate Output Pin. This pin is the gate drive of an external N-channel FET. It is driven by the FET drive controller. The FET drive controller regulates to a maximum load current by regulating the GATE pin. GATE is held low while the supply is out of the voltage range. |
| 28 | 24 | VEE_G | Chip Ground Pin. Must connect to –VIN rail (lowest potential). The PCB layout should configure this pin as the gate pull-down return. |
| | EPAD | EPAD | Exposed Pad. Solder the exposed pad to the board to improve thermal dissipation. The exposed pad can be connected to VEE. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. I_{IN} vs. Temperature




Figure 6. VIN vs. Temperature




Figure 7. I_{IN} vs. VIN




Figure 8. UVLO vs. Temperature




Figure 9. V_{GATE} Low vs. Temperature ($I_{GATE} = 100 \mu A$)




Figure 10. V_{GATE} High vs. Temperature




Figure 11. I_{GATE} Pull-Down vs. Temperature




Figure 12. Igate Pull-Down vs. Vgate




Figure 13. IGATE Pull-Up vs. Temperature




Figure 14. IGATE Pull-Up vs. VGATE




Figure 15. SS Pull-Up Current vs. Temperature




Figure 16. ITIMER Pull-Up vs. Temperature




Figure 17. ITIMER POR Pull-Up vs. Temperature




Figure 18. ITIMER Retry Pull-Down vs. Temperature




Figure 19. TIMER Threshold vs. Temperature




Figure 20. PLIM Threshold vs. Temperature




Figure 21. PLIM Current Clamp vs. Temperature




Figure 22. VCAP vs. Temperature ($I_{VCAP} = 100 \mu A$)




Figure 23. UVx Threshold vs. Temperature




Figure 24. OV Threshold vs. Temperature




Figure 25. Isense vs. Vsense




Figure 26. Restart Time vs. Temperature




Figure 27. Severe OC Response vs. Temperature




Figure 28. Severe OC Response vs. Temperature




Figure 29. Circuit Breaker Offset vs. Temperature, ADM1075-1




Figure 30. Circuit Breaker Offset vs. Temperature, ADM1075-2




Figure 31. $V_{SENSECL}$ vs. Temperature, ISET = 1.65 V




Figure 32. V_{SENSECL} vs. PLIM




Figure 33. Worst-Case Hot Swap V_{SENSE} Accuracy vs. ISET




Figure 34. Typical Hot Swap Vsensect vs. ISET




Figure 35. Severe OC Threshold vs. Temperature, ADM1075-1, ISET = 1.65 V




Figure 36. Severe OC Threshold vs. Temperature, ADM1075-2, ISET = 1.65 V




Figure 37. Severe OC Threshold vs. ISET, ADM1075-1




Figure 38. Severe OC Threshold vs. ISET, ADM1075-2




Figure 39. Worst-Case Current Sense Power Monitor Error vs. Current Sense $Voltage(V_{SENSE})$




Figure 40. Vol vs. Iol




Figure 41. V_{ADR} vs. I_{ADR}

THEORY OF OPERATION

When circuit boards are inserted into a live backplane, discharged supply bypass capacitors draw large transient currents from the backplane power bus as they charge. Such transient currents can cause permanent damage to connector pins, as well as dips on the backplane supply that can reset other boards in the system.

The ADM1075 is intended to control the powering on and off of a board in a controlled manner, allowing the board to be removed from, or inserted into, a live backplane by protecting it from excess currents. The ADM1075 can reside either on the backplane or on the removable board.

A minimal load current requirement is assumed when charging the load capacitance. If the load current is too large relative to the regulation current, it may not be possible to charge the load capacitance. The \overline{PWRGD} pin can be used to disable the load until the load capacitance is fully charged.

POWERING THE ADM1075

The ADM1075 typically operates from a negative supply of $-35~\rm V$ to $-80~\rm V$ and can tolerate transient voltages of up to $-200~\rm V$. The VIN pin is a positive supply pin with respect to chip ground. It is a current-driven supply and is shunt regulated to 12 V internally. It should be connected to the most positive supply terminal (usually $-48~\rm V$ RTN or 0 V) through a dropper resistor. The resistor should be chosen such that it always supplies enough current to overcome the maximum quiescent supply current of the chip while not exceeding the maximum allowable shunt current. After the system supply range has been established, an appropriate value for the dropper resistor can be calculated.

$$\begin{split} R_{SHUNT_MIN} &= \frac{V_{IN_MAX} - V_{SHUNT_MIN}}{I_{SHUNT_MAX}} \\ R_{SHUNT_MAX} &= \frac{V_{IN_MIN} - V_{SHUNT_MAX}}{I_{SHUNT_MIN}} \end{split}$$

where:

 V_{IN_MIN} and V_{IN_MAX} are the supply voltage extremes (that is, 35 V, 80 V).

 V_{SHUNT_MIN} and V_{SHUNT_MAX} are the shunt regulator voltage data sheet specifications (see Table 1).

 I_{SHUNT_MIN} is the maximum quiescent supply current (minimum shunt current).

*I*_{SHUNT MAX} is the maximum shunt input current.

 I_{SHUNT_MAX} can be calculated based on the maximum ambient temperature ($T_{A(MAX)}$) in the application, the maximum junction temperature ($T_{J(MAX)} = 105^{\circ}C$), and the θ_{JA} value of the package from Table 4. Worst-case internal power is at $VIN_{(MAX)}$ from Table 1.

$$I_{\mathit{SHUNT_MAX}} = \frac{T_{\mathit{J(MAX)}} - T_{\mathit{A(MAX)}}}{\theta_{\mathsf{JA}} \times \mathit{VIN}_{(\mathit{MAX})}}$$

For example, the maximum shunt current with a TSSOP device at 80°C maximum ambient can be calculated as

$$I_{SHUNT_MAX} = \frac{105^{\circ}C - 80^{\circ}C}{68^{\circ}C/W \times 13 \text{ V}} = 28 \text{ mA}$$

Tolerance of supplies and resistors should also be accounted for to ensure that the shunt current is always within the desired range.

Care must be taken to ensure that the power rating of the shunt resistor is sufficient. The power may be as high as 2 W at extreme supply conditions. Multiple shunt resistors can be used in series or in parallel to share power between resistors.

$$P_{R_SHUNT} = VI = (V_{IN_MAX} - V_{SHUNT_MIN}) \times I_{MAX}$$

where

$$I_{MAX} = \frac{V_{IN_MAX} - V_{SHUNT_MIN}}{R_{SHUNT}}$$

The power dissipation in the shunt resistor can be saved if a suitable voltage rail is available to power the chip directly. This voltage rail must be well regulated to ensure that it is always greater than the UVLO threshold but less than the minimum shunt regulation voltage. The power directly without shunt specification in Table 1 shows the limits this voltage rail must meet. Note that this voltage is referenced to VEE.

The VIN pin provides the majority of the bias current for the device. The remainder of the current needed to control the gate drive and to best regulate the V_{GS} voltage is supplied by the SENSE± pins. The VEE and SENSE− pins are connected to the same voltage rail, although through separate traces to prevent accuracy loss in the sense voltage measurement (see Figure 42).




Figure 42. Powering the ADM1075

The available shunt current range should be wide enough to accommodate most telecommunication input voltage ranges. In an application where a wider input voltage range is possible, some external circuitry may be required to meet the shunt regulation current specifications. The applications diagram in Figure 43 shows an example of such a circuit, using a Zener diode and a bipolar junction transistor (BJT) device as an external pre-regulator on the -48~V supply. This ensures that the shunt regulation current is always within specification even at the extremes of supply voltage.




Figure 43. Wide Input Supply Range

CURRENT SENSE INPUTS

The load current is monitored by measuring the voltage drop across an external sense resistor, R_{SENSE} . An internal current sense amplifier provides a gain of 25 or 50 (depending on the model) to the voltage drop detected across R_{SENSE} . The result is compared to an internal reference and detects when an overcurrent condition occurs.




Figure 44. Hot-Swap Current Sense Amplifier

The SENSE± inputs can be connected to multiple parallel sense resistors, which can affect the voltage drop detected by the ADM1075. The current flowing through the sense resistors creates an offset, resulting in reduced accuracy. To achieve better accuracy, averaging resistors should be used to sum the sense nodes of each sense resistor, as shown in Figure 45. The typical value for the averaging resistors is 10 Ω . The value of the averaging resistors is chosen to be much greater than the trace resistance between the sense resistor terminals and the inputs to the ADM1075. This greatly reduces the effects of differences in the trace resistances.




Figure 45. Connection of Multiple Sense Resistors to SENSE± Pins

CURRENT LIMIT REFERENCE

The current limit reference voltage determines the load current level to which the ADM1075 limits the current during an overcurrent event. This is the reference voltage to which the gained up current sense voltage is compared to determine if the limit is reached. This current limit voltage, shown in Figure 46, is then converted to a gate current to regulate the GATE pin.

$$I_{GATE} = V_{CURR LIM} \times g_m$$

where g_m , the gate transconductance, = 660 μ S.

An internal current limit reference selector block continuously compares the ISET, soft start, and foldback (derived from PLIM) voltages, determines which is the lowest at any given time, and uses it as the current limit reference. This ensures that the programmed current limit, ISET, is used in normal operation and the soft start and foldback features reduce the current limit when required.

The foldback and soft start voltages change during different stages of operation and are clamped to a lower level of 100~mV (typical) to prevent zero current flow due to the current limit being too low.




Figure 46. Current Limit Reference Selection




Figure 47. Interaction of Soft Start, Foldback, and ISET Current Limits

SETTING THE CURRENT LIMIT (ISET)

The maximum current limit is partially determined by selecting a sense resistor to match the current sense voltage limit on the controller for the desired load current. However, as currents become larger, the sense resistor value becomes smaller and resolution can be difficult to achieve when selecting the appropriate sense resistor value. The ADM1075 provides an adjustable sense voltage limit to deal with this issue. The device allows the user to program the required current sense voltage limit from 15 mV to 25 mV for the ADM1075-1 and from 30 mV to 50 mV for the ADM1075-2.

The default value of 20 mV/40 mV is achieved by connecting the ISET pin directly to the VCAP pin (VCAP > 1.65 V ISET reference select threshold). This configures the device to use an internal 1 V reference, which equates to 20 mV/40 mV at the sense inputs (see Figure 48(a)).




Figure 48. (a) Fixed 20 mV/40 mV Current Sense Limit (b) Adjustable 15 mV to 50 mV Current Sense Limit

To set the sense voltage in the 15 mV to 50 mV range, a resistor divider is used to apply a reference voltage to the ISET pin (see Figure 48(b)). The VCAP pin has a 2.7 V internally generated voltage that can be used to set a voltage at the ISET pin.

Assuming V_{ISET} equals the voltage on the ISET pin, the resistor divider should be sized to set the ISET voltage as follows:

$$V_{ISET} = (V_{SENSE} \times 50)$$
 for ADM1075-1 or $V_{ISET} = (V_{SENSE} \times 25)$ for ADM1075-2

where V_{SENSE} is the sense voltage limit. The VCAP rail can also be used as the pull-up supply for setting the I^2C address. The VCAP pin should not be used for any other purpose. To guarantee accuracy specifications, care must be taken to not load the VCAP pin by more than 100 μ A.

SOFT START

A capacitor connected to the SS pin determines the inrush current profile. Before the FET is enabled, the output voltage of the current limit reference selector block is clamped at 100 mV. This, in turn, holds the current limit reference at approximately 2 mV for the ADM1075-1 or 4 mV for the ADM1075-2. When the FET is requested to turn on, the SS pin is held at ground until the voltage between the SENSE+ and SENSE– pins (V_{SENSE}) reaches the circuit breaker voltage, V_{CB} .

$$V_{CB} = V_{SENSECL} - V_{CBOS}$$

When the load current generates a sense voltage equal to $V_{\rm CB}$, a 10 μA current source is enabled, which charges the SS capacitor and results in a linear ramping voltage on the SS pin. The current limit reference also ramps up accordingly, allowing the regulated load current to ramp up, while avoiding sudden transients during power-up. The SS capacitor value is given by

$$C_{SS} = \frac{I_{SS} \times t}{V_{ISFT}}$$

where $I_{SS} = 10 \mu A$, and t is the SS ramp time.

For example, a 10 nF capacitor gives a soft start time of 1 ms.

Note that the SS voltage may intersect with the PLIM or foldback (FLB) voltage, and the current limit reference may change to follow PLIM (see Figure 47). This has minimal impact on startup because the output voltage rises at a similar rate to SS.

CONSTANT POWER FOLDBACK (PLIM)

Foldback is a method that actively reduces the current limit as the voltage drop across the FET increases. It keeps the power across the FET below the programmed value during power-up, overcurrent, or short-circuit events. This allows a smaller FET to be used, resulting in significant cost savings. The foldback method employed is a constant power foldback scheme, meaning power in the FET is held constant regardless of the $V_{\rm DS}$ of the FET. This simplifies the task of ensuring that the FET is always operating within the SOA region.

The ADM1075 detects the voltage drop across the FET by monitoring the voltage on the drain of the FET (via the PLIM pin). The device relies on the principle that the source of the FET is at the most negative expected supply voltage, and the magnitude of the drain voltage is relative to that of the V_{DS} of the FET. Using a resistor divider from the drain of the FET to

the PLIM pin, the relationship of V_{DS} to V_{PLIM} can be controlled. The foldback voltage, V_{FLB} , is the input to the current limit reference selector block and is defined as

$$V_{FLB} = 0.1/V_{PLIM}$$

The resistor divider should be designed to generate a V_{FLB} voltage equal to I_{SET} when the V_{DS} of the FET (and thus V_{PLIM}) rises above the desired power level. If $I_{SET} = 1 \text{ V}$, V_{PLIM} needs to be 0.1 V at the point where constant power takes over ($V_{FLB} =$ I_{SET}). For example, to generate a 200 W constant power limit at 10 A current limit, the maximum V_{DS} is required to be 20 V at the current limit. Therefore, the resistor divider must be 200:1 to generate a 0.1 V PLIM voltage at V_{DS} = 20 V. As V_{PLIM} continues to increase, the current limit reference follows V_{FLB} because it is now the lowest voltage input to the current limit reference selector block. This results in a reduction of the current limit, and, therefore, the regulated load current. To prevent complete current flow restriction, a clamp becomes active when the current limit reference reaches 100 mV. The current limit cannot drop below this level. This 200 W constant power example is illustrated in terms of FET SOA and real scope plots in Figure 49 and Figure 50.

When V_{FLB} has control of the current limit reference, the regulation current through the FET is

$$I_D = V_{FLB}/(Gain \times R_{SENSE})$$

where I_D is the external FET drain current, and *Gain* is the sense amplifier gain.

$$I_D = 0.1/(V_{PLIM} \times Gain \times R_{SENSE})$$

$$I_D = 0.1/(V_{DS} \times D \times Gain \times R_{SENSE})$$

where D is the resistor divider factor on PLIM.

Therefore, the FET power is calculated as

$$P_{FET} = I_D \times V_{DS} = 0.1/(D \times Gain \times R_{SENSE})$$

Because P_{FET} does not have any dependency on V_{DS} , it remains constant. Therefore, the FET power for a given system can be set by adjusting the divider (D) driving the PLIM pin.

The limits to the constant power system are when $V_{\text{FLB}} > I_{\text{SET}}$ (or 1 V if $V_{\text{ISET}} > V_{\text{ISETRSTH}}$) or when $V_{\text{FLB}} < 100$ mV (100 mV max clamp on V_{CLREF}). With an I_{SET} voltage of 1 V, this gives a 10:1 foldback current range.




Figure 49. FET SOA




Figure 50. 200 W Constant Power Scope Plot, CH1 = VIN; CH2 = V_{DS} ; CH3 = GATE; CH4 = System Current; M1 = FET Power

TIMER

The TIMER pin handles several timing functions with an external capacitor, C_{TIMER} . There are two comparator thresholds: V_{TIMERH} (1.0 V) and V_{TIMERL} (0.05 V). The four timing current sources are a 3 μ A pull-up, a 60 μ A pull-up, a 2 μ A pull-down, and a 100 μ A pull-down.

These current and voltage levels, together with the value of C_{TIMER} chosen by the user, determine the initial timing cycle time, the fault current limit time, and the hot swap retry duty cycle. The TIMER capacitor value is determined using the following equation:

$$C_{TIMER} = (t_{ON} \times 60 \ \mu\text{A})/V_{TIMERH}$$

where t_{ON} is the time that the FET is allowed to spend in regulation. The choice of C_{TIMER} is based on matching this time with the SOA requirements of the FET. Foldback can be used here to simplify selection.

When $V_{\rm IN}$ is connected to the backplane supply, the internal supply of the ADM1075 must be charged up. A very short time later when the internal supply is fully up and above the undervoltage lockout voltage (UVLO), the device comes out of reset. During this first short reset period, the GATE and TIMER pins are both held low. The ADM1075 then goes through an initial

timing cycle. The TIMER pin is pulled up with 3 μ A. When the TIMER reaches the V_{TIMERH} threshold (1.0 V), the first portion of the initial cycle is complete. The 100 μ A current source then pulls down the TIMER pin until it reaches V_{TIMERL} (0.05 V). The initial cycle duration is related to C_{TIMER} by the following equation:

$$t_{\mathit{INITIAL}} = \frac{V_{\mathit{TIMERH}} \times C_{\mathit{TIMER}}}{3\,\mu A} + \frac{(V_{\mathit{TIMERH}} - V_{\mathit{TIMERL}}) \times C_{\mathit{TIMER}}}{100\,\mu A}$$

For example, a 470 nF capacitor results in a power-up delay of approximately 160 ms. Provided the UV and OV detectors are inactive when the initial timing cycle terminates, the device is ready to start a hot swap operation.

When the voltage across the sense resistor reaches the circuit breaker trip voltage, V_{CB} , the 60 μA timer pull-up current is activated, and the gate begins to regulate the current at the current limit. This initiates a ramp-up on the TIMER pin. If the sense voltage falls below this circuit breaker trip voltage before the TIMER pin reaches V_{TIMERH} (1.0 V), the 60 μA pull-up is disabled, and the 2 μA pull-down is enabled.

The circuit breaker trip voltage is not the same as the hot swap sense voltage current limit. There is a small circuit breaker offset, V_{CBOS} , which means that the timer actually starts a short time before the current reaches the defined current limit.

However, if the overcurrent condition is continuous and the sense voltage remains above the circuit breaker trip voltage, the 60 μ A pull-up remains active and the FET remains in regulation. This allows the TIMER pin to reach V_{TIMERH} and initiate the GATE shutdown. The LATCH pin is pulled low immediately.

In latch-off mode, the TIMER pin is switched to the 2 μ A pull-down when it reaches the V_{TIMERH} threshold. The LATCH pin remains low. While the TIMER pin is being pulled down, the hot swap controller is kept off and cannot be turned back on.

When the voltage on the TIMER pin goes below the V_{TIMERL} threshold, the hot swap controller can be reenabled by toggling the UVx pin or by using the PMBus OPERATION command to toggle the ON bit from on to off and then on again.

SETTING A LINEAR OUTPUT VOLTAGE RAMP AT POWER-UP

The ADM1075 standard method of operation is to control a constant power in the MOSFET during power-up into the load. This can result in non-linear output voltage ramps and often requires many retry attempts to charge larger load capacitances, due to MOSFET SOA limitations. However, there is a way to configure a single linear voltage ramp on the output which allows a constant inrush current to be maintained. For a typical power-up using constant power, as the output voltage increases in magnitude, the controlled current also increases to maintain a constant power in the pass MOSFET. This can be a challenge for maintaining MOSFET SOA, where higher drain currents limit energy transfer more than lower currents. However, if the output voltage is programmed to result in a linear ramp, the inrush into the load capacitance remains somewhat constant. This can have the

advantage of setting very low inrush currents where required by combination of large output capacitance and FET SOA limitations.

The object of such a design is to allow a linear monotonic power-up event without the restrictions of the system fault timer. To achieve this, a power-up ramp is set so that the inrush is low enough not to reach the circuit breaker current limit, or constant power current limit. This allows power-up to continue without the timer running. When using this method, take separate care to ensure the power in the MOSFET during this event meets the SOA requirements. The components labeled $R_{\rm GD},\,C_{\rm GD}$ and $C_{\rm G}$ on the gate pin in Figure 51 show the required extra components.




Figure 51. Required Extra Components

To ensure the inrush current does not approach or exceed the active current limit level, the output voltage ramp can be set by selecting the appropriate value for C_{GD} as follows:

$$C_{GD} = (I_{GATEUP}/I_{INRUSH}) \times C_{LOAD}$$

where IGATEUP is the gate pull-up current specified.

Add margin and tolerance as necessary to ensure a robust design. Subtract any parasitic C_{GD} of the MOSFETS from the total to determine the additional external capacitance required.

The power-up ramp time can now be approximated by:

$$t_{RAMP} = (V_{IN} \times C_{LOAD})/I_{INRUSH}$$

Check the SOA of the MOSFET for conditions and the duration of this power-up ramp.

 $R_{\rm GD}$ and $C_{\rm G}$ are used to limit the impact of sudden transients on the MOSFET Drain pin being coupled to the GATE pin through $C_{\rm GD}.$ $R_{\rm G}$ is chosen such that $I_{\rm GATEUP}$ has minimal voltage drop impact. Typical values would be 1 K. As a rule, $C_{\rm G}$ is recommended to be about $10\times$ the value of $C_{\rm GD}$, to a maximum of 470 nF. $C_{\rm G}$ must be minimized and must not exceed 470 nF to avoid slowing down gate shutdown in response to severe overcurrent events. This capacitance results in slowing down the gate ramp through $V_{\rm TH}$ and therefore the trans-conductance current ramp. This delay must also be considered when checking SOA during power-up into a fault. When using this method, always remove the SS cap, and TIMER can be minimized to provide a simple fault filtering solution.