Ehips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

FEATURES

RF output frequency range: 17 GHz to 24 GHz IF input frequency range: 2 GHz to 4 GHz LO input frequency range: 8 GHz to 12 GHz with 2× multiplier Sideband rejection: 32 dB for lower sideband P1dB: 25 dBm Gain regulation: 30 dB Output IP3: 33 dBm Matched 50 Ω RF output, LO input, and IF input 32-terminal, 4.9 mm × 4.9 mm LCC package

APPLICATIONS

Point to point microwave radios Radars and electronic warfare systems Instrumentation, automatic test equipment

GENERAL DESCRIPTION

The ADMV1011 is a compact, gallium arsenide (GaAs) design, monolithic microwave integrated circuit (MMIC), double sideband (DSB) upconverter in a RoHS compliant package optimized for point to point microwave radio designs that operates in the 17 GHz to 24 GHz frequency range.

The ADMV1011 provides 21 dB of conversion gain with 32 dBc of sideband rejection for the lower sideband and 23 dBc of sideband rejection for the upper sideband. The ADMV1011 uses a radio frequency (RF) amplifier preceded by an in phase/quadrature (I/Q) double balanced mixer, where a driver amplifier drives the local oscillator (LO) with a 2× multiplier.

17 GHz to 24 GHz, GaAs, MMIC, I/Q Upconverter

Data Sheet **ADMV1011**

FUNCTIONAL BLOCK DIAGRAM

IF1 and IF2 mixer inputs are provided and an external 90° hybrid is needed to select the required sideband. The I/Q mixer topology reduces the need for filtering the unwanted sideband. The ADMV1011 is a much smaller alternative to hybrid style DSB upconverter assemblies and it eliminates the need for wire bonding by allowing the use of surface-mount manufacturing assemblies.

The ADMV1011 upconverter comes in a compact, thermally enhanced, 4.9 mm \times 4.9 mm LCC package. The ADMV1011 operates over the −40°C to +85°C temperature range.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADMV1011.pdf&product=ADMV1011&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

2/2018—Rev. 0 to Rev. A

10/2017—Revision 0: Initial Version

SPECIFICATIONS

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, −4 dBm ≤ LO ≤ +4 dBm, −40°C ≤ TA ≤ +85°C, taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2, VCTL3 = −5 V, unless otherwise noted.

LOWER SIDEBAND PERFORMANCE

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, −4 dBm ≤ LO ≤ +4 dBm, −40°C ≤ T^A ≤ +85°C, taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2, VCTL3 = −5 V, unless otherwise noted.

UPPER SIDEBAND PERFORMANCE

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, −4 dBm ≤ LO ≤ +4 dBm, −40°C ≤ T^A ≤ +85°C, taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2, VCTL3 = −5 V, unless otherwise noted.

Table 3.

ABSOLUTE MAXIMUM RATINGS

Table 4.

¹ The maximum VDRF voltage and the minimum VGRF voltage is determined by this difference. If a maximum VDRF voltage of +5.5 V is required, then the minimum VGRF voltage is −2.5 V.

² To calculate power dissipation, which is a theoretical number, use the following equation: $(T_J - 85^{\circ}C)/\theta_{JC}$.

³ Based on IPC/JEDEC J-STD-20 MSL classifications.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is thermal resistance, junction to ambient (°C/W), and θ_{JC} is thermal resistance, junction to case (°C/W).

Table 5.

¹ See JEDEC standard JESD51-2 for additional information on optimizing the thermal impedance (printed circuit board (PCB) with 3×3 vias).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

LOWER SIDEBAND

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, T_A = 25°C, LO = 0 dBm, IF frequency = 3 GHz, IFx pin= −10 dBm, and taken with Mini-Circuits QCN-45+ power splitter/combiner as lower sideband, unless otherwise noted. VCTL2 and VCTL3 = −5 V, unless otherwise noted.

Figure 3. Conversion Gain vs. RF Frequency at Various Temperatures

Figure 4. Sideband Rejection vs. RF Frequency at Various Temperatures

Figure 5. Output IP3 vs. RF Frequency at Various Temperatures, $P_{OUT} = 12$ dBm

Figure 6. Conversion Gain vs. IF Frequency at Various Temperatures, RF Frequency = 18 GHz

Figure 7. Sideband Rejection vs. IF Frequency, RF Frequency = 18 GHz

Figure 8. Output IP3 vs. IF Frequency at Various Temperatures, RF Frequency = 18 GHz

Figure 9. Output P1dB vs. RF Frequency at Various Temperatures

Figure 10. SSB Noise Figure vs. RF Frequency at Various Temperatures

Figure 11. Output P1dB vs. IF Frequency at Various Temperatures, RF Frequency = 18 GHz

Figure 12. SSB Noise Figure vs. LO Power, RF Frequency = 18 GHz

UPPER SIDEBAND

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, TA = 25°C, LO = 0 dBm, IF frequency = 3 GHz, IFx pin = −10 dBm, and taken with Mini-Circuits QCN-45+ power splitter/combiner as upper sideband, unless otherwise noted. VCTL2 and VCTL3 = −5 V, unless otherwise noted.

Figure 13. Conversion Gain vs. RF Frequency at Various Temperatures

Figure 14. Sideband Rejection vs. RF Frequency at Various Temperatures

Figure 15. Output IP3 vs. RF Frequency at Various Temperatures, IF Frequencies at $P_{OUT} = 12$ dBm

Figure 16. Conversion Gain vs. IF Frequency at Various Temperatures, RF Frequency = 23 GHz

Figure 17. Sideband Rejection vs. IF Frequency at Various Temperatures, RF Frequency = 23 GHz

Figure 18. Output IP3 vs. IF Frequency at Various Temperatures, RF Frequency = 23 GHz

Figure 19. Output P1dB vs. RF Frequency at Various Temperatures

Figure 20. SSB Noise Figure vs. RF Frequency at Various Temperatures

Figure 21. Output P1dB vs. IF Frequency at Various Temperatures, RF Frequency = 23 GHz

Figure 22. SSB Noise Figure vs. LO Power, RF Frequency = 23 GHz

PERFORMANCE vs. GAIN REGULATION

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, T_A = 25°C, LO = 0 dBm, IF frequency = 3 GHz, and taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL is varied for gain regulation.

Figure 23. Conversion Gain vs. Control Voltage (V ct) at Various Temperatures, RF Frequency = 18 GHz, Lower Sideband

Figure 24. Conversion Gain vs. RF Frequency at Various Attenuation Levels, Lower Sideband

Figure 25. Sideband Rejection vs. Attenuation at Various Temperatures, RF Frequency = 18 GHz, Lower Sideband

Figure 26. Conversion Gain vs. V_{CTL} at Various Temperatures, RF Frequency = 23 GHz, Upper Sideband

Figure 27. Conversion Gain vs. RF Frequency at Various Attenuation Levels, Upper Sideband

Figure 28. Sideband Rejection vs. Attenuation at Various Temperatures, RF Frequency = 23 GHz, Upper Sideband

Figure 30. Output IP3 vs. Attenuation at Various Temperatures, RF Frequency = 18 GHz, Lower Sideband

Figure 32. Output IP3 vs. RF Frequency at Various Attenuation Levels, Upper Sideband

Figure 34. SSB Noise Figure vs. V_{CTL} at Various Temperatures, RF Frequency = 23 GHz, Upper Sideband

PERFORMANCE vs. LO POWER

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, $T_A = 25^{\circ}$ C, IF frequency = 3 GHz, and taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2 and VCTL3 = −5 V, unless otherwise noted.

Figure 35. Conversion Gain vs. LO Power at Various Temperatures, RF Frequency = 18 GHz, Lower Sideband

Figure 36. Output IP3 vs. LO Power at Various Temperatures, RF Frequency = 18 GHz, Lower Sideband

Figure 37. Output P1dB vs. LO Power at Various Temperatures, RF Frequency = 18 GHz, Lower Sideband

Figure 38. Conversion Gain vs. LO Power at Various Temperatures, RF Frequency = 23 GHz, Upper Sideband

Figure 39. Output IP3 vs. LO Power at Various Temperatures, RF Frequency = 23 GHz, Upper Sideband

Figure 40. Output P1dB vs. LO Power at Various Temperatures, RF Frequency = 23 GHz, Upper Sideband

LEAKAGE AND RETURN LOSS PERFORMANCE

Data specified at VDRF1 and VDRF2 = 5 V, VDLO = 3.5 V, IDRF1 = 220 mA, IDRF2 = 75 mA, T_A = 25°C, LO = 0 dBm, and taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2 and VCTL3 = −5 V unless otherwise noted.

Figure 43. LO to RF Feedthrough vs. IF Frequency at Various Temperatures and Sidebands, IFx Pin = 0 dBm

20 10 0 2× LO TO RF LEAKAGE (dBm) **2× LO TO RF LEAKAGE (dBm) –10 –20 –30 –40 –50 TA = +85°C TA = +25°C TA = –40°C –60 –70 –80** 15776-047 **6 7 8 9 10 11 12 13 LO FREQUENCY (GHz)**

Figure 49. RF Output Return Loss vs. RF Frequency at Various Temperatures, LO Frequency = 10 GHz, 0 dBm

Figure 50. 2× LO to RF Leakage vs. LO Power at Various Temperatures and LO Frequencies, Without Nulling

Figure 51. 2× LO to IF Leakage vs. 2× LO Frequency for Upper Sideband and Lower Sideband

Figure 52. 2× LO to RF Leakage vs. Attenuation for Various Frequencies

Data Sheet **ADMV1011**

Figure 54. IF Input Return Loss vs. IF Frequency at Various Temperatures and Sidebands

Figure 55. LO Input Return Loss vs. LO Frequency at Various LO Powers

M × N SPURIOUS PERFORMANCE

Mixer spurious products are measured in dBc from the RF output power level. N/A means not applicable.

Lower Sideband

Mixer spurious products are measured in dBc from the RF output power level. Spurious values are measured using the following equation: $N \times LO - M \times IF$. N/A means not applicable. The frequencies are referred from the frequencies applied to the pin of the ADMV1011.

 $IF = 2 GHz$ at 0 dBm, $LO = 10 GHz$ at 0 dBm.

 $IF = 3 GHz at 0 dBm, LO = 10.5 GHz at 0 dBm.$

		$N \times$ LO				
			2	3	4	5
$M \times IF$	0	50.5	21.8	69.6	62.1	N/A
	1	73	0	64.1	58.9	96.6
	$\mathbf{2}$	95.7	41.7	59.8	43.9	97.8
	3	124.6	42.7	71.2	65.2	97.5
	4	120.8	74.5	81.1	64.8	100.4
	5	95.4	48.1	76	65	102.8

Upper Sideband

Mixer spurious products are measured in dBc from the RF output power level. Spurious values are measured using the following equation: $N \times LO + M \times IF$. N/A means not applicable. The frequencies are referred from the frequencies applied to the pin of the ADMV1011.

		$N \times LO$					
			$\overline{\mathbf{2}}$	3	4	5	
$M \times IF$	0	50.5	22.3	68.5	53.7	N/A	
		58.2	0	81.9	65.6	N/A	
	2	69.5	41.1	90.1	47.6	N/A	
	3	81.7	41.2	95.3	78.5	N/A	
	4	91.1	59.9	102.8	83	N/A	
	5	93.9	70.4	101.4	N/A	N/A	

IF = 2 GHz at 0 dBm, LO = 10.5 GHz at 0 dBm.

		$N \times LO$					
			2	3	4	5	
$M \times IF$	0	50.9	30.2	54.7	72.1	78.4	
	1	58	0	82.2	67.1	N/A	
	$\mathbf{2}$	74.9	58.3	90.9	48.5	N/A	
	3	87.1	66.6	98.2	92.3	N/A	
	4	79.4	100	101.3	N/A	N/A	
	5	N/A	N/A	N/A	N/A	N/A	

 $IF = 4 GHz$ at 0 dBm, $LO = 9.5 GHz$ at 0 dBm.

THEORY OF OPERATION

The ADMV1011 is a GaAs, MMIC, double sideband upconverter in a RoHS compliant package optimized for upper sideband and lower sideband point to point microwave radio applications operating in the 17 GHz to 24 GHz output frequency range. The ADMV1011 supports LO input frequencies of 8 GHz to 12 GHz and IF input frequencies of 2 GHz to 4 GHz.

The ADMV1011 uses a variable gain RF amplifier and an I/Q preceded by a double balanced mixer, where a driver amplifier drives the LO (se[e Figure 1\)](#page-1-4). The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die, using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties. In addition, the need for external components is minimized, optimizing cost and size.

LO DRIVER AMPLIFIER

The LO driver amplifier takes a single LO input and doubles the frequency, amplifying it to the desired LO signal level for the mixer to operate optimally. The LO driver amplifier requires a single dc bias voltage (VDLO), which draws about 160 mA at 3.5 V under the LO drive. The LO drive range of −4 dBm to +4 dBm makes it compatible with Analog Devices, Inc., wideband synthesizer portfolio without the requirement for an external LO driver amplifier.

MIXER

The mixer is an I/Q double balanced mixer and reduces the need for filtering unwanted sideband. An external 90° hybrid is required to select the desired sideband of operation.

The ADMV1011 has been optimized to work with the Mini-Circuits QCN-45+ RF 90° hybrid.

RF AMPLIFIER

The RF amplifier is a variable gain amplifier where the gain can be adjusted by changing the control voltages (VCTL2 and VCTL3). The RF amplifier requires two dc bias voltages (VDRF1 and VDRF2) and two dc gate bias voltages (VGRF1 and VGRF2) to operate. Starting at −1.8 V at the gate supply (VGRF1 and VGRF2), the RF amplifier is biased at 5 V (VDRF1 and VDRF2). Then, the gate bias (VGRF1 and VGRF2) is varied until the desired RF amplifier bias current (IDRF1 and IDRF2) is achieved. The desired RF amplifier bias current is 220 mA for IDRF1 and 75 mA for IDRF2 under small signal conditions.

The ADMV1011 has an internal band-pass filter between the mixer and the RF driver amplifier that reduces LO leakage and filters out the lower sideband at the RF output. The balanced input drive allows exceptional linearity performance compared to similar single-ended solutions.

The typical application circuit (se[e Figure 56\)](#page-19-2) shows the necessary external components on the bias lines to eliminate any undesired stability problems for the RF amplifier and the LO amplifier.

The ADMV1011 upconverter comes in a compact, thermally enhanced, 4.9 mm \times 4.9 mm, 32-terminal ceramic leadless chip carrier (LCC) package. The ADMV1011 operates over the −40°C to +85°C temperature range.

APPLICATIONS INFORMATION

The evaluation board and the typical application circuit are optimized for low-side LO (upper sideband) performance with the Mini-Circuit QCN-45+ RF 90° hybrid.

The ADMV1011 can support IF frequencies from 4 GHz to dc because the I/Q mixers of the devices are double balanced.

TYPICAL APPLICATION CIRCUIT

The typical application circuit is shown i[n Figure 56.](#page-19-2) The application circuit shown has been replicated for the evaluation board circuit.

Figure 56. Typical Application Circuit

FINER RESOLUTION GAIN REGULATION

The data shown in the Performance vs[. Gain Regulation se](#page-11-0)ction is shown based on VCTRL2 and VCTRL3 being equal. Finer resolution of the gain regulation can be obtained if VCTRL2 and VCTRL3 are used separately. Note that the overall dynamic range stays the same. [Figure](#page-20-1) 57 through [Figure](#page-20-2) 60 show the output IP3 and conversion gain when VCTRL2 and VCTRL3 are used separately.

[Figure 57](#page-20-1) an[d Figure 58](#page-20-3) show the upper sideband performance for RFOUT at 23 GHz[. Figure 59](#page-20-4) and [Figure 60](#page-20-2) show the lower sideband performance for RFOUT at 18 GHz. I[n Figure 57](#page-20-1) and [Figure 59,](#page-20-4) VCTRL3 is held constant at −5 V, and VCTRL2 is swept from −5 V to −0.75 V. When VCTRL2 = −0.75 V, VCTRL3 is swept from −5 V to −0.75 V. I[n Figure 58](#page-20-3) an[d Figure 60,](#page-20-2) VCTRL2 is held constant at −5 V, and VCTRL3 is swept from −5 V to −0.75 V. When VCTRL3 = −0.75 V, VCTRL 2 is swept from −5 V to −0.75 V.

Figure 57. Output IP3 and Conversion Gain vs. V_{CTRL} when VCTRL2 and VCTRL3 Used Separately for the Upper Sideband at RFOUT = 23 GHz, $T_A = 25^{\circ}$ C, LO = 0 dBm, IF = 3 GHz

Figure 58. Output IP3 and Conversion Gain vs. V_{CTRL} when VCTRL2 and VCTRL3 Used Separately for Upper Sideband at RFOUT = 23 GHz, $T_A = 25^{\circ}$ C, LO = 0 dBm, IF = 3 GHz

Figure 59. Output IP3 and Conversion Gain vs. V_{CTRL} when VCTRL2 and VCTRL3 Used Separately for Lower Sideband at RFOUT = 18 GHz, $T_A = 25^{\circ}$ C, LO = 0 dBm, IF = 3 GHz

Figure 60. Output IP3 and Conversion Gain vs. V_{CTRL} when VCTRL2 and VCTRL3 Used Separately for Lower Sideband at RFOUT = 18 GHz, $T_A = 25\degree$ C, LO = 0 dBm, IF = 3 GHz

[Figure 61](#page-21-0) shows the conversion gain vs. VCTRL2 for different VCTRL3 voltages at RFOUT = 23 GHz. [Figure 61](#page-21-0) shows 30 dB attenuation can be obtained at VCTRL2 = -1 V and VCTRL3 = −2 V. The overall attenuation range is 35 dB.

Figure 61. Conversion Gain vs. VCTRL2 at Different VCRTL3 Voltages

[Figure 62](#page-21-1) shows the conversion gain vs. VCTRL3 for different VCTRL2 voltages at RFOUT = 23 GHz. [Figure 62](#page-21-1) shows 30 dB attenuation can be obtained at VCTRL2 = -1 V and VCTRL3 = −1 V. The overall attenuation range is 37 dB.

Figure 62. Conversion Gain vs. VCTRL3 at Different VCRTL2 Voltages

EVALUATION BOARD INFORMATION

The circuit board used in the application must use RF circuit design techniques. Signal lines must have 50 Ω impedance, and the package ground leads and exposed pad must be connected directly to the ground plane (se[e Figure 63](#page-23-0) an[d Figure 64\)](#page-23-1). Use a sufficient number of via holes to connect the top and bottom ground planes. The evaluation circuit board shown i[n Figure 65](#page-24-0) is available from Analog Devices, upon request.

Layout

Solder the exposed pad on the underside of the ADMV1011 to a low thermal and electrical impedance ground plane. This pad is typically soldered to an exposed opening in the solder mask on the evaluation board. Connect these ground vias to all other ground layers on the evaluation board to maximize heat dissipation from the device package[. Figure 63](#page-23-0) shows the PCB land pattern footprint for the [EVAL-ADMV1011,](http://www.analog.com/EVAL-ADMV1011?doc=ADMV1011.pdf) an[d Figure 64](#page-23-1) shows the solder paste stencil for th[e EVAL-ADMV1011.](http://www.analog.com/EVAL-ADMV1011?doc=ADMV1011.pdf)

Power-On Sequence

Take the following steps to turn on the [EVAL-ADMV1011:](http://www.analog.com/EVAL-ADMV1011?doc=ADMV1011.pdf)

- 1. Power up VGRF1 andVGRF2 with a −1.8 V supply.
- 2. Power up VCTL2 and VCTL3 with a −5 V supply for maximum conversion gain.
- 3. Power up VDRF1 and VDRF2 with a 5 V supply.
- 4. Power up VDLO with a 3.5 V supply.
- 5. Adjust the VGRF1 supply between −1.8 V to −0.8 V until $IDRF1 = 220 mA.$
- 6. Adjust the VGRF2 supply between −1.8 V to −0.8 V until $IDRF2 = 75$ mA.
- 7. Connect LOIN to the LO signal generator with a LO power between −4 dBm to +4 dBm.
- 8. For the upper sideband, add a 0 Ω resistor (R1) and remove the R4 resistor from the board. For the lower sideband, add a 0 Ω resistor (R4) and remove the R1 resistor from the board.
- 9. Apply the IF signal to the appropriate port.

Power-Off Sequence

Take the following steps to turn off th[e EVAL-ADMV1011:](http://www.analog.com/EVAL-ADMV1011?doc=ADMV1011.pdf)

- 1. Turn off the LO and IF signals.
- 2. Set VGRF1 and VGRF2 to −1.8 V.
- 3. Set VCTL2 and VCTL3 to 0 V.
- 4. Set the VDRF1 and VDRF2 supplies to 0 V and then turn off the VDRF1 and VDRF2 supplies.
- 5. Set the VDLO supply to 0 V and then turn off the VDLO supply.
- 6. Turn off the VGRF1, VGRF2, VCTL2, and VCTL3 supplies.

2× LO Suppression

The [EVAL-ADMV1011](http://www.analog.com/EVAL-ADMV1011?doc=ADMV1011.pdf) can suppress the 2× LO signal through the VDI and VDQ test points. The common mode of the two IF signals is 0 V. Injecting a nonzero voltage at VDI and VDQ can change the 2× LO level. The 2× LO signal is referenced from the LOIN pin of the ADMV1011. The VDI and VDQ voltage needs to be changed iteratively to get the desired level of $2 \times LO$ suppression. To prevent device malfunction or failure, the current to the VDI and VDQ test points (IDI and IDQ) must not source or sink more than 2 mA of current.

Figure 65[. EVAL-ADMV1011](http://www.analog.com/ADMV1011?doc=ADMV1011.pdf) Evaluation Board Top Layer

BILL OF MATERIALS

Table 7.

