imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Data Sheet



Description

The Avago Technologies ADNS-4000 is a low power, small form factor optical mouse sensor that is licensed for blue LED mouse application. Using patented technologies, this mouse sensor tracks on virtually any surface.

The ADNS-4000 low-power architecture and automatic power management modes make it ideal for powersensitive applications such as cordless input devices. The ADNS-4000 is capable of high-speed motion detection – up to 30ips and 8G. In addition, it has an on-chip oscillator and LED driver to minimize external components.

The ADNS-4000 along with the ADNS-5110-001 lens, ADNS-5200 clip, and HLMP-CB34 LED form a complete and compact mouse tracking system. There are no moving parts and this translates to high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly.

The sensor is programmed via registers through a fourwire serial port. It is housed in an 8-pin staggered dual in-line package (DIP).

Features

- Low Power Architecture
- Small Form Factor
- Programmable Periods / Response Times and Downshift Times from one mode to another for the Power-saving Modes
- 'Smart' LED Current Switching depending on surface brightness
- High Speed Motion Detection up to 30ips and 8G
- External Interrupt Output for Motion Detection
- Internal Oscillator no clock input needed
- Selectable Resolution up to 1750cpi
- Operating Voltage: as low as 2.8V
- Four wire Serial Port Interface
- Minimal number of passive components

Applications

- Optical mice and optical trackballs
- Integrated input devices
- Battery-powered input devices



Theory of Operation

The ADNS-4000 is based on Optical Navigation Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The ADNS-4000 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a four wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the Dx and Dy relative displacement values.

An external microcontroller reads and translates the Dx and Dy information from the sensor serial port into PS2, USB, or RF signals before sending them to the host PC.

Pinout of ADNS-4000 Optical Mouse Sensor

		input/	
Pin	Name	Output	Description
1	MISO	0	Serial Data Output (Master In/ Slave Out)
2	LED	0	LED Illumination
3	MOTION	0	Motion Interrupt Output (Default active low)
4	NCS	I	Chip Select (Active low input)
5	SCLK	I	Serial Clock
6	GND	Gnd	Ground
7	VDD	Power	Supply Voltage
8	MOSI	I	Serial Data Input (Master Out/ Slave In)





Figure 1. Package outline drawing (top view)



CAUTION: It is advised that normal static precautions be taken in handling and assembling of this component to prevent damage and/or degradation which may be induced by ESD.

Overview of Optical Mouse Sensor Assembly

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment. The ADNS-4000 sensor is designed for mounting on a through-hole PCB. There is an aperture stop and features on the package that align to the lens. The ADNS-5110-001 lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED. The ADNS-5200 clip holds the LED in relation to the lens. The LED must be inserted into the clip and the LED's leads formed prior to loading on the PCB.

The HLMP-CB34 LED is recommended for illumination.






Figure 3. Recommended PCB Mechanical Cutouts and Spacing (Top View)



Important Note: Pin 1 of sensor should be located nearest to the LED







Note:

A – Distance from object surface to lens reference plane

B – Distance from object surface to sensor reference plane

Figure 5. Distance from lens reference plane to tracking surface (Z)





PCB Assembly Considerations

- 1. Insert the sensor and all other electrical components into PCB.
- 2. Insert the LED into the assembly clip and bend the leads 90 degrees.
- 3. Insert the LED clip assembly into PCB.
- 4. This sensor package is only qualified for wave-solder process.
- 5. Wave solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to-PCB distance as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 6. Place the lens onto the base plate.
- Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire mouse assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
- 8. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.

- 9. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 10. Install mouse top case. There MUST be a feature in the top case to press down onto the PCB assembly to ensure all components are interlocked to the correct vertical height.




Figure 7. Block diagram of ADNS-4000 optical mouse

Recommended Typical Application (Receiver Side)

Recommended Typical Application (Transmitter Side)




Figure 8. Schematic diagram for interface between ADNS-4000 and microcontroller with HLMP-CB34 LED (cordless application)

Note:

The ADNS-4000 Low Power Optical Mouse Sensor is available for use with Blue LEDs.

Design Considerations for Improved ESD Performance

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction is as per the Avago Technologies supplied IGES file and ADNS-5110-001 lens. Note that the lens material is polycarbonate or polystyrene HH30. Therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should NOT be used.

	Typical Distance (mm) ADNS-5110-001	
Creepage	15.43	
Clearance	7.77	

Regulatory Requirements

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- UL flammability level UL94 HB.

Table 1. Absolute Maximum Ratings

Symbol	Minimum	Maximum	Units	Notes
Ts	-40	85	°C	
T _A	-15	55	°C	
		260	°C	For 7 seconds, 1.6mm below seating plane.
V _{DD}	-0.5	3.7	V	
		2	kV	All pins
V _{IN}	-0.5	V _{DD} + 0.5	V	All I/O pins
lout		7	mA	MISO pin
	V _{DD}	TA -15 V _{DD} -0.5 V _{IN} -0.5	TA -15 55 Z60 260 V _{DD} -0.5 3.7 2 2 V _{IN} -0.5 V _{DD} + 0.5	TA -15 55 °C 260 °C VDD -0.5 3.7 V 2 kV VIN -0.5 VDD+0.5 V

Table 2. Recommended Operating Condition

Parameter	Symbol	Min	Тур.	Мах	Units	Notes
Operating Temperature	T _A	0		40	°C	
Power Supply Voltage	V _{DD}	2.8		3.0	V	
Power Supply Rise Time	T _{RT}	0.005		100	ms	0 to VDD min
Supply Noise (Sinusoidal)	V _{NA}			100	mVp-p	10kHz –50MHz
Serial Port Clock Frequency	f _{SCLK}			1	MHz	50% duty cycle
Distance from Lens Refer- ence Plane to Tracking Surface (Z)	Z	2.3	2.4	2.5	mm	
Speed	S	0		30	ips	At default frame rate
Acceleration	а			8	G	At run mode
Load Capacitance	Cout			100	pF	MISO

Table 3. AC Electrical Specifications

Electrical characteristics over	recommended operating	conditions. Typical v	values at 25 °C, VDD = 2.8 V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Motion Delay after Reset	t _{MOT-RST}			50	ms	From RESET register write to valid motion
Forced Rest Enable	t _{REST-EN}			1	S	From Rest Mode(RM) bits set to target rest mode
Wake from Forced Rest	t _{REST-DIS}			1	S	From Rest Mode(RM) bits cleared to valid motion
Power Down	t _{PD}			50	ms	From PD active (when bit 1 of register 0x0d is set) to low current
Wake from Power Down	t _{WAKEUP}	50		55	ms	From PD inactive (when write 0x5a to regis- ter 0x3a) to valid motion
MISO Rise Time	t _{r-MISO}		40	200	ns	$C_{L} = 100 \text{ pF}$
MISO Fall Time	t _{f-MISO}		40	200	ns	$C_{L} = 100 \text{ pF}$
MISO Delay after SCLK	t _{DLY-MISO}			120	ns	From SCLK falling edge to MISO data valid, no load conditions
MISO Hold Time	t _{hold-MISO}	500		1/f _{SCLK}	ns	Data held until next falling SCLK edge
MOSI Hold Time	t _{hold-MOSI}	200			ns	Amount of time data is valid after SCLK rising edge
MOSI Setup Time	t _{setup-MOSI}	120			ns	From data valid to SCLK rising edge
SPI Time between Write Commands	t _{SWW}	30			μs	From rising SCLK for last bit of the first data byte, Commands to rising SCLK for last bit of the second data byte
SPI Time between Write and Read Com- mands	t _{SWR}	20			μs	From rising SCLK f or last bit of the first data byte, to rising SCLK for last bit of the second address byte
SPI Time between Read and Subsequent Commands	t _{SRW} t _{SRR}	250			ns	From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the next address
SPI Read Address-Data Delay	t _{SRAD}	4			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read
NCS Inactive after Mo- tion Burst	t _{BEXIT}	250			ns	Minimum NCS inactive time after motion burst before next SPI usage
NCS to SCLK Active	t _{NCS-SCLK}	120			ns	From NCS falling edge to first SCLK falling edge
SCLK to NCS Inactive (for Read Operation)	tsclk-NCS	120			ns	From last SCLK rising edge to NCS rising edge, for valid MISO data transfer
SCLK to NCS Inactive (for Write Operation)	t _{SCLK-NCS}	20			μs	From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer
NCS to MISO high-Z	t _{NCS-MISO}			250	ns	From NCS rising edge to MISO high-Z state
Transient Supply Current	I _{DDT}			60	mA	Max supply current during a VDD ramp from 0 to VDD

Table 4. DC Electrical Specifications

Symbol	Min	Тур.	Мах	Units	Notes
I _{DD_AVG}		8.23	20.41	mA	Average run current, including LED current,
I _{DD_REST1}		0.79	1.65	mA	at max frame rate. No load on MISO
I _{DD_REST2}		0.08	0.18	mA	
I _{DD_REST3}		0.026	0.054	mA	
		10		μΑ	
V _{IL}			0.5	V	SCLK, MOSI, NCS
V _{IH}	Vdd-0.5			V	SCLK, MOSI, NCS
V _{I_HYS}		200		mV	SCLK, MOSI, NCS
l _{leak}		±1	±10	μΑ	Vin=VDD-0.6V, SCLK, MOSI, NCS
V _{OL}			0.7	V	lout=1mA, MISO, MOTION
V _{OH}	Vdd-0.7			V	lout=-1mA, MISO, MOTION
Cin		50		pF	MOSI, NCS, SCLK
	IDD_AVG IDD_REST1 IDD_REST2 IDD_REST3 VIL VIH VIH VI_HYS Ileak VOL VOH	IDD_AVG IDD_REST1 IDD_REST2 IDD_REST3 VIL VIH Vdd-0.5 VI_HYS Ileak VOL VOH Vdd-0.7	IDD_AVG 8.23 IDD_REST1 0.79 IDD_REST2 0.08 IDD_REST3 0.026 VIL 10 VIH Vdd-0.5 VI_HYS 200 Ileak ±1 VOL Vdd-0.7	IDD_AVG 8.23 20.41 IDD_REST1 0.79 1.65 IDD_REST2 0.08 0.18 IDD_REST3 0.026 0.054 IDD_REST3 0.026 0.054 VIL 0.5 0.5 VI_H Vdd-0.5 V 10 Vol 0.7 0.7 VOH Vdd-0.7 0.7	IDD_AVG 8.23 20.41 mA IDD_REST1 0.79 1.65 mA IDD_REST2 0.08 0.18 mA IDD_REST3 0.026 0.054 mA VIL 0.5 V VIH Vdd-0.5 V VI_LHYS 200 mV Ileak ±1 ±10 μA VOL 0.7 V VOH Vdd-0.7 V V

Electrical characteristics over recommended operating conditions. Typical values at 25 °C, VDD = 2.8 V.

Typical Performance Characteristics




Figure 9. Typical path deviation.




Figure 10. Mean resolution vs. distance from lens reference plane to surface.




Figure 11. Relative wavelength responsivity.

Synchronous Serial Port

The synchronous serial port is used to set and read parameters in the ADNS-4000, and to read out the motion information. The port is a four wire serial port. The host micro-controller always initiates communication; the ADNS-4000 never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is at tri-state.

The lines that comprise the SPI port:

SCLK: Clock input. It is always generated by the master (the micro-controller).

MOSI: Input data. (Master Out/Slave In)

MISO: Output data. (Master In/Slave Out)

NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

Chip Select Operation

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

'Smart' LED Current Switching

ADNS-4000 is designed with 'smart' LED feature, an auto or self-adjusting LED current switching between the low and high current settings depending on the brightness of the tracking surface. If the surface is sufficiently bright to the sensor, lower LED current will be selected. When tracking on a darker surface, the higher current setting will be used. This feature is one of the power saving features in this sensor controlled by AUTO_LED_CTRL register (0x43).

Power Management Modes

The ADNS-4000 has three power-saving modes. Each mode has a different motion detection period with its respective response time to mouse motion. Response Time is the time taken for the sensor to 'wake up' from rest mode when motion is detected. When left idle, the sensor automatically changes or downshift from Run mode to Rest1, to Rest2 and finally to Rest3 which consumes the least current. Do note that current consumption is the lowest at Rest3 and highest at Rest1, however time required for sensor to respond to motion from Rest1 is the shortest and longest from Rest3. Downshift Time is the elapsed time (under no motion condition) from current mode to the next mode for example, it takes 10s for the sensor that is in Rest1 to change to Rest2. The typical response time and downshift time for each mode is shown in the following table. However, user can change the default time setting for each mode via register 0x0e through 0x13.

Mode	Response Time (Typical)	Downshift Time (Typical)
Rest 1	10ms	<1s
Rest 2	100 ms	9s
Rest 3	500 ms	430s

Another feature in ADNS-4000 that can be used to optimize the power consumption of the optical mouse system is the Motion Interrupt Output or MOTION pin (pin 3). It allows the host controller to be in sleep mode (or lowest operating current mode) when there is no motion detected after some time instead of consistently be in active mode and polling motion data from the sensor. When motion is detected, the sensor will send the motion interrupt signal through pin 3 to the controller to wake it up from sleep mode to resume its motion detection routine for navigation position and direction update.

MOTION Detection Routine

Typically in the motion detection routine, MCU will poll the sensor for valid motion data by checking on the MO-TION_ST bit in MOTION_ST register. If MOTION_ST bit is set, motion data in DELTA_X and DELTA_Y is valid and ready to be read by the MCU.

MOTION Function


MOTION output signal (pin 3) can be used as interrupt input to the microcontroller of the mouse to trigger the controller to read the motion data from the sensor whenever there is motion detected by the sensor. The MOTION signal can be configured to be level or edge triggered, active high or low by setting the bits in MOTION_CTRL register.

For active high level-triggered configuration, the MOTION pin level will be driven high as long the MOTION bit in register 0x02 is set and there is motion data in DELTA_X and DELTA_Y registers ready to be read by the microcontroller. Once all the motion data has been read, DELTA_X and DELTA_Y values become zero, MOTION bit is reset and the MOTION pin level is driven low.

For active high edge-triggered configuration, a pulse of 230us will be sent through the MOTION pin when there is motion detected by the sensor during rest modes. The pulse can be used as interrupt input to activate the microcontroller from its sleep mode to enter into run mode to start polling the sensor for motion data by monitoring MOTION_ST bit (set whenever there is valid motion data) in MOTION register (0x02) and reading DELTA_X and DELTA_Y registers until MOTION_ST bit is reset.

Write Operation

Write operation, defined as data going from the micro-controller to the ADNS-4000, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate write sequence. The second byte contains the data. The ADNS-4000 reads MOSI on rising edges of SCLK.



MOSI DRIVEN BY MICRO-CONTROLLER

Figure 12. Write Operation

MOSI setup and hold time during write operation




Figure 13. MOSI setup

Read Operation

A read operation, defined as data going from the ADNS-4000 to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-4000 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.




Figure 14. Read Operation

MOSI delay and hold time during read operation




Figure 15. MISO delay

NOTE: The 500 ns minimum high state of SCLK is also the minimum MISO data hold time of the ADNS-4000. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-4000 will hold the state of data on MISO until the falling edge of SCLK.

Required Timing between Read and Write Commands

There are minimum timing requirements between read and write commands on the serial port.

Timing between Two Write Commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay (t_{sww}), then the first write command may not complete correctly.




Figure 16. Timing between Two Write Commands

Timing between Write and Read Commands

If the rising edge of SCLK for the last address bit of the read command occurs before the required delay (t_{SWR}), the write command may not complete correctly.




Figure 17. Timing between Write and Read Commands

Timing between Read and Subsequent Write or Read Commands

During a read operation SCLK should be delayed at least t_{SRAD} after the last address data bit to ensure that the ADNS-4000 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least t_{SRR} or t_{SRW} after the last SCLK rising edge of the last data bit of the previous read operation.





Figure 18. Timing between Read and Subsequent Write or Read Commands







Burst Mode Operation

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is initiated by reading the MOTION_BURST register (0x63). The ADNS-4000 will respond with the contents of the DELTA_X, DELTA_Y, SQUAL, SHUT_HI, SHUT_LO, and PIX_MAX and PIX_ACCUM registers in that order. The burst transaction can be terminated anywhere in the sequence after the DELTA_Y value by bringing the NCS pin high. The default "Read First Byte" is DELTA_X content and is specified in register 0x42 (BURST_READ_FIRST). The address that specifies the "Read First Byte" can be changed to address 0x00 – 0x02 (PROD_ID – MOTION_ST) or 0x05 – 0x08 (SQUAL – PIX_MAX) by writing to register 0x42.

After reading the MOTION_BURST address (0x63), the microcontroller must wait t_{SRAD} before starting to read the continuous data bytes. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least t_{BEXIT} to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Prior to reading MOTION_BURST register (0x63), MOTION_ ST bit in MOTION_ST register (0x02) should be read. Alternatively, read MOTION_BURST register (0x63) only after MOTION pin is triggered.

Avago Technologies highly recommends the usage of burst mode operation in optical mouse sensor design applications.

Power Up Reset

Although ADNS-4000 does have an internal power up self reset circuitry, it is still highly recommended to follow the power up sequence below:

- i. Apply power
- ii. Drive NCS high, then low to reset the SPI port.
- iii. Write 0x5a to register 0x3a.

Reset

ADNS-4000 can be reset by writing 0x5a to register 0x3a. A full reset will thus be executed and any register settings must be reloaded. The table below shows the state of the various pins during reset.

State of Signal Pins after VDD is Valid

Pin	During Reset	After Reset
NCS	Ignored	Functional
MISO	Low	Depends on NCS
SCLK	Ignored	Depends on NCS
MOSI	Ignored	Depends on NCS
XY_LED	High	Functional

Power Down

The ADNS-4000 can be set to Power Down mode by writing 0x02 to register 0x0d to disable the sensor. In addition, the SPI port should not be accessed during power down. Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted. The table below shows the state of various pins during power down. To exit Power Down, write 0x5a to register 0x3a to reset the sensor in order to wake it up. A full reset will thus be executed. Wait t_{WAKEUP} before accessing the SPI port. Any register settings must then be reloaded.

During Power Down
Undefined
Functional*
Undefined
Functional*
Functional*
Low current

Notes:

* NCS pin must be held to 1 (HIGH) if SPI bus is shared with other devices. It can be in either state if the sensor is the only device in connected to the host micro-controller.

Reading of registers should only be performed after exiting from the power down mode. Any read operation during power down will not reflect the actual data of the registers.

Lift Detection Cutoff Algorithm

When the mouse is raised from the tracking surface which is also known as lifted condition, there is a specific z-height whereby the tracking of the sensor will cease. However the tracking cutoff height of the ADNS-4000 sensor varies with the different tracking surfaces. In general to have a lower tracking cutoff height than the default settings, below is the recommended algorithm illustrated in the form of a pseudo code.

If (MOTION)

{

```
Delta_X = Read_Register(REG_DELTA_X);
Delta_Y = Read_Register(REG_DELTA_Y);
Squal = Read_Register(REG_SQUAL);
Pixel_Accum = Read_Register(REG_PIX_ACCUM);
If ( (Pixel_Accum < 105) && (Squal < 20) )
{ Delta_X = 0;
Delta_Y = 0;
}
USB_Send_Report();
```

Registers

The ADNS-4000 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register Name	Register Description	Read/Write	Default Value
0x00	PROD_ID	Product ID	R	0x29
0x01	REV_ID	Revision ID	R	0x01
0x02	MOTION_ST	Motion Status	R	0x00
0x03	DELTA_X	Delta_X	R	0x00
0x04	DELTA_Y	Delta_Y	R	0x00
0x05	SQUAL	Squal Quality	R	0x00
0x06	SHUT_HI	Shutter Open Time (Upper 8-bit)	R	0x01
0x07	SHUT_LO	Shutter Open Time (Lower 8-bit)	R	0x00
0x08	PIX_MAX	Maximum Pixel Value	R	0x00
0x09	PIX_ACCUM	Average Pixel Value	R	0x00
0x0a	PIX_MIN	Minimum Pixel Value	R	0x00
0x0b	PIX_GRAB	Pixel Grabber	R/W	0x00
0x0d	MOUSE_CTRL	Mouse Control	R/W	0x01
0x0e	RUN_DOWNSHIFT	Run to Rest1 Time	R/W	0x46
0x0f	REST1_PERIOD	Rest1 Period	R/W	0x00
0x10	REST1_DOWNSHIFT	Rest1 to Rest2 Time	R/W	0x4f
0x11	REST2_PERIOD	Rest2 Period	R/W	0x09
0x12	REST2_DOWNSHIFT	Rest2 to Rest3 Time	R/W	0x2f
0x13	REST3_PERIOD	Rest3 Period	R/W	0x31
0x21	MOUSE_CTRL_EN	Mouse Control Enable Register	W	0x00
0x35	FRAME_IDLE	Frame Idle Setting	R/W	0xf0
0x3a	RESET	Reset	W	0x00
0x3f	NOT_REV_ID	Inverted Revision ID	R	0xfe
0x40	LED_CTRL	LED Control	R/W	0x00
0x41	MOTION_CTRL	Motion Control	R/W	0x40
0x42	BURST_READ_FIRST	Burst Read Starting Register	R/W	0x03
0x43	AUTO_LED_CTRL	AUTO LED Control	R/W	0x08
0x45	REST_MODE_CONFIG	Rest Mode Configuration	R/W	0x00
0x63	MOTION_BURST	Burst Read	R	0x00

PROD_ID	Ado	dress: 0x00						
Product ID Register								
Access: Read	Res	et Value: 0x2	9					
Bi	7	6	5	4	3	2	1	0
Field								
Field Data Type: USAGE:	8-B	PID6 it unsigned in s register col	5	PID4	PID3	PID2	PID1	PID0

REV_ID	Addres	s: 0x01						
Revision ID Register								
Access: Read	Reset V	alue: 0x01						
Bit	7	6	5	4	3	2	1	0
Field	RID7	RID6	RID5	RID4	RID3	RID2	RID1	RID0
Data Type: USAGE:		-	•	revision.	lt is subjec	t to change	when new	IC versions
MOTION_ST	Addres	s: 0x02						
Motion Status Regist	er							
Access: Read/Write	Reset V	alue: 0x00						
Bit	7	6	5	4	3	2	1	0
Field	MOTION_ST	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
Data Type: Bit field. USAGE:	read. If (DELTA and DE	the MOTIC _Y) to get LTA_Y regi	DN_ST bit is the accumu	set, then the lated motior g any data i	user should n data. Read nto this reg	d read regist this register ister clears N	ers 0x03 (DE before read 10TION_ST b	e last time it v LTA_X) and 0: ing the DELTA bit, DELTA_X a

Field Name	Description
MOTION_ST	Motion detected since last report 0 = No motion (default) 1 = Motion occurred, data in DELTA_X and DELTA_Y registers ready to be read
RSVD	Reserved
	MOTION_ST

DELTA_X		Address: 0x03								
X Displacement Regi	ister									
Access: Read		Reset Value: 0x0	00							
Bit	7	6	5	4	3		2	1	C)
Field	X7	Х6	X5	X4	Х3		X2	X1	Х	(0
Data Type:		Eight bit 2's con	nplement nu	ımber.						
USAGE:		X-axis moveme Reading this req						is detern	nined b	y resolut
MOTION	-128	-127	-2	-1	0	+1	+2		+126	+127
								((
								\longrightarrow	I	
DELTA_X	80	81	FE	FF	00	01	02		7E	7F
NOTE: Registers 0x03	3 anc	l 0x04 MUST be r Address: 0x04	ead consecu	itively.						
Y Displacement Regi	ster									
Access: Read		Reset Value: 0x0	00							
Bit	7	6	5	4	3		2	1	C)
Field	Y7	Y6	Y5	Y4	Y3		Y2	Y1	Y	0
Data Type: Eight bit 2	2's cc	omplement numl	oer.							
<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,										
USAGE:		Y-axis moveme Reading this reg						is detern	nined b	y resolut



NOTE: Avago RECOMMENDS that registers 0x03 and 0x04 be read consecutively.

SQUAL

Address: 0x05

Squal Quality Register

Access: Read

Reset Value: 0x00

Bit	7	6	5	4	3	2	1	0
Field	SQ7	SQ6	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0

Data Type:

USAGE:

Upper 8 bits of a 9-bit unsigned integer.

SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame.

The maximum SQUAL register value is 128. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 800 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero, if there is no surface below the sensor. SQUAL is typically maximized when the navigation surface is at the optimum distance from the imaging lens (the nominal Z-height).




Figure 20. Squal values (white paper)




Figure 21. Mean squal vs. Z (White Paper)

SHUT_HI Address: 0x06

Access: Read

Reset Value: 0x01

Bit	7	6	5	4	3	2	1	0
Field	S15	S14	S13	S12	S11	S10	S9	S8

SHUT_LO

Shutter Open Time (Lower 8-bits) Register

Access: Read

Reset Value: 0x00

Address: 0x07


Bit	7	6	5	4	3	2	1	0
Field	S7	S6	S5	S4	S3	S2	S1	S0


Data Type:

USAGE:

Sixteen bit unsigned integer.

Units are in clock cycles. Read SHUT_HI first, then SHUT_LO. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.








Figure 23. Mean shutter vs. Z (white paper).

/alue Re	-							
	Reset	Value: 0x00						
Bit 7		6	5	4	3	2	1	0
ield M	7	MP6	MP5	MP4	MP3	MP2	MP1	MP0
	Fight-	hit number						
	-		aival valua ir	o curront fro	mo Minim	um value –	0 mayimur	n valuo — 255
						um value =	u, maximur	11 value = 255
	ingric.		c may vary v	vitir unicici	it france.			
	Addre	ss: 0x09						
lue Reg	ister							
	Reset	Value: 0x00						
Bit 7		6	5	4	3	2	1	0
ield AF	7	AP6	AP5	AP4	AP3	AP2	AP1	AP0
	-		-	•				
	The m	aximum ac	cumulated v	value is 458	847 but on	y bits [15:8] are report	ted, therefore
		num registe	r value is 1	79. The mir	nimum is C	. The PIX_A	CCUM valu	ue may vary
		ent frame.						
	differe							
/alue Re	differe Addre	ent frame.						
/alue Re	differe Addre gister	ent frame.						
/alue Re Bit 7	differe Addre gister	ent frame. ss: 0x0a	5	4	3	2	1	0
	Bit 7	Store t highes Addre lue Register Reset Bit 7 ield AP7 High & This re used t	highest pixel value Address: 0x09 lue Register Reset Value: 0x00 Bit 7 6 ield AP7 AP7 AP6 High 8-bits of an u This register store used to find the av	Store the highest pixel value in highest pixel value may vary v Address: 0x09 lue Register Reset Value: 0x00 Bit 7 6 5 ield AP7 AP6 AP5 High 8-bits of an unsigned 16 This register stores the accumused to find the average pixel	Store the highest pixel value in current fra highest pixel value may vary with differer Address: 0x09 lue Register Reset Value: 0x00 Bit 7 6 5 4 ield AP7 AP6 AP5 AP4 High 8-bits of an unsigned 16-bit integer. This register stores the accumulated pixe used to find the average pixel value, where	Store the highest pixel value in current frame. Minim highest pixel value may vary with different frame. Address: 0x09 lue Register Reset Value: 0x00 Bit 7 6 5 4 3 ield AP7 AP6 AP5 AP4 AP3 High 8-bits of an unsigned 16-bit integer. This register stores the accumulated pixel value of t used to find the average pixel value, where Average	Store the highest pixel value in current frame. Minimum value = highest pixel value may vary with different frame. Address: 0x09 lue Register Reset Value: 0x00 Bit 7 6 5 4 3 2 ield 7 6 5 4 3 2 High 8-bits of an unsigned 16-bit integer. This register stores the accumulated pixel value of the last image used to find the average pixel value, where Average Pixel = (register stores frame)	Store the highest pixel value in current frame. Minimum value = 0, maximum highest pixel value may vary with different frame. Address: 0x09 lue Register Reset Value: 0x00 Bit 7 6 5 4 3 2 1 ield AP7 AP6 AP5 AP4 AP3 AP2 AP1

USAGE:

Store the lowest pixel value in current frame. Minimum value = 0, maximum value = 127. The minimum pixel value may vary with different frame.


PIX_GRAB Pixel Grabber Reg	ister	Addres	s: 0x0b					
Access: Read/Writ	e	Reset V	alue: 0x00					
E	Bit 7	6	5	4	3	2	1	0
Fie	Id PG_VALIE	PG6	PG5	PG4	PG3	PG2	PG1	PG0
Data Type:	Eigh	t bit word.						
USAGE:	that	the 7-bit pi	xel data (PO	G[6:0]) is val	id for grabb		<19 pixel arr	l be set to indicat ay, it will take 36
Bit(s)	Field N	ame	Descrip	otion				

Bit(s)	Field Name	Description	
7	PG_VALID	Pixel Grabber Valid	
6:0	PG[6:0]	Pixel Data	

NOTE: Any write operation into this register will reset the grabber to origin (pixel 0 position). The sensor should not be moved before the 361 read operations are completed to ensure original data is grabbed to produce good (uncorrupted) image.

19x19 Pixel Array Address Map – (View from top of sensor)

342	323	304	285	266	247	228	209	190	171	152	133	114	95	76	57	38	19	0 F
343	324	305	286	267	248	229	210	191	172	153	134	115	96	77	58	39	20	1
344	325	306	287	268	249	230	211	192	173	154	135	116	97	78	59	40	21	2
345	326	307	288	269	250	231	212	193	174	155	136	117	98	79	60	41	22	3
346	327	308	289	270	251	232	213	194	175	156	137	118	99	80	61	42	23	4
347	328	309	290	271	252	233	214	195	176	157	138	119	100	81	62	43	24	5
348	329	310	291	272	253	234	215	196	177	158	139	120	101	82	63	44	25	6
349	330	311	292	273	254	235	216	197	178	159	140	121	102	83	64	45	26	7
350	331	312	293	274	255	236	217	198	179	160	141	122	103	84	65	46	27	8
351	332	313	294	275	256	237	218	199	180	161	142	123	104	85	66	47	28	9
352	333	314	295	276	257	238	219	200	181	162	143	124	105	86	67	48	29	10
353	334	315	296	277	258	239	220	201	182	163	144	125	106	87	68	49	30	11
354	335	316	297	278	259	240	221	202	183	164	145	126	107	88	69	50	31	12
355	336	317	298	279	260	241	222	203	184	165	146	127	108	89	70	51	32	13
356	337	318	299	280	261	242	223	204	185	166	147	128	109	90	71	52	33	14
357	338	319	300	281	262	243	224	205	186	167	148	129	110	91	72	53	34	15
358	339	320	301	282	263	244	225	206	187	168	149	130	111	92	73	54	35	16
359	340	321	302	283	264	245	226	207	188	169	150	131	112	93	74	55	36	17
360	341	322	303	284	265	246	227	208	189	170	151	132	113	94	75	56	37	18



MOUSE_CTRL

Address: 0x0d

Mouse Control Register

Access: Read/Write

Reset Value: 0x01

Bit	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RES_EN	RES2	RES1	RES0	PD	RES_D

Data Type: Bit field

USAGE: Resolution and chip reset information can be accessed or to be edited by this register.

Bit(s)	Field Name	Description	
7:6	RSVD	Reserved	
5	RES_EN	Enable resolution settings set on MOUSE_CTRL [4:2]	
4:2	RES [2:0]	Resolution 000: 1000 dpi (default) 001: 250 dpi 010: 500 dpi 100: 1500 dpi 101: 1750 dpi 101: 1750 dpi	
1	PD	Power Down	
0	RES_D	0: 500 dpi 1: 1000 dpi (default)	

NOTE:

1. Setting MOUSE_CTRL [5] bit to '1' will supersede and ignore MOUSE_CTRL [0] setting.

2. Each read/write operation of this register should be followed by a write operation: write register 0x21 with 0x10.

RUN_DOWNSHIFT Address: 0x0e								
Run to Rest1 Time Register								
Access: Read/Write	Reset	Value: 0x46						
Bit	7	6	5	4	3	2	1	0
Field	RUD7	RUD6	RUD5	RUD4	RUD3	RUD2	RUD1	RUD0

Data Type: Eight bit number

USAGE:

This register sets the Run to Rest1 mode downshift time. The time is the value of this register multiply by 16 frames. Min value for this register must be 1.

For example at typical frame rate of 2250fps, each frame period is about 444us. Therefore the run downshift time would be Register value (0x46) * 16 * frame period = 70 * 16 * 444us = 497.3ms

REST1_PERIOD	Addre	Address: 0x0f									
Rest1 Period Re	egiste	r									
Access: Read/W	/rite	Reset	Reset Value: 0x00								
	Bit	7	6	5	4	3	2	1	0		
	Field	R1P7	R1P6	R1P5	R1P4	R1P3	R1P2	R1P1	R1P0		
Data Type:		Eight	bit number								
USAGE:			This register sets the Rest1 period. Period = (register value R1P [7:0] +1) x 7ms (typical slo clock period). Min value for this register is 0. Max value is 0xFD.								
NOTE:	unex	Writing into this register when the sensor itself is operating in this rest mode may result unexpected behavior of the sensor. To avoid this from happening, below commands show be incorporated prior and after the write command into this register.									
		w 22	w 22 80 -> write 0x80H into register 0x22H prior to writing into this register w 0f XX -> writing into this register								
		w 0f									
w 22 00 -> write 0x00H into register 0:						2H after wri	ting into th	is register			
								0			
REST1_DOWNSHI	IFT	Addre	ess: 0x10		_						
—					-						
Rest1 to Rest2 [Down	shift Time F									
Rest1 to Rest2 [Down	shift Time F	Register	5	4	3	2	1	0		
Rest1 to Rest2 I Access: Read/W	Down /rite	shift Time F Reset	Register Value: 0x4f	5 R1D5	4 R1D4	3 R1D3	2 R1D2	_	0 R1D0		
Access: Read/W	Down /rite Bit	shift Time F Reset 7 R1D7	Register Value: 0x4f 6 R1D6	-				1	-		
Rest1 to Rest2 I Access: Read/W Data Type:	Down /rite Bit	shift Time F Reset 7 R1D7 Eight	Register Value: 0x4f 6 R1D6 bit number	R1D5	R1D4	R1D3	R1D2	1 R1D1	R1D0		
Rest1 to Rest2 I Access: Read/W	Down /rite Bit	rshift Time F Reset 7 R1D7 Eight This r	Register Value: 0x4f 6 R1D6 bit number	R1D5	R1D4 Rest2 mod	R1D3	R1D2	1 R1D1	-		
Rest1 to Rest2 I Access: Read/W Data Type: USAGE:	Down /rite Bit	shift Time F Reset 7 R1D7 Eight This r (Rest	Register Value: 0x4f 6 R1D6 bit number egister sets t	R1D5	R1D4 Rest2 mod	R1D3	R1D2	1 R1D1	R1D0		
Rest1 to Rest2 I Access: Read/W Data Type: USAGE: REST2_PERIOD	Down /rite Bit Field	shift Time F Reset 7 R1D7 Eight This r (Rest ²	Register Value: 0x4f 6 R1D6 bit number egister sets t I period) x 10	R1D5	R1D4 Rest2 mod	R1D3	R1D2	1 R1D1	R1D0		
Rest1 to Rest2 I Access: Read/W Data Type: USAGE: REST2_PERIOD Rest2 Period Re	Down /rite Bit Field	shift Time F Reset 7 R1D7 Eight This r (Rest ² Addre r	Register Value: 0x4f 6 R1D6 bit number egister sets t I period) x 10	R1D5	R1D4 Rest2 mod	R1D3	R1D2	1 R1D1	R1D0		
Rest1 to Rest2 I Access: Read/W Data Type:	Down /rite Bit Field	shift Time F Reset 7 R1D7 Eight This r (Rest ² Addre r	Register Value: 0x4f 6 R1D6 bit number egister sets t I period) x 10 ess: 0x11	R1D5	R1D4 Rest2 mod	R1D3	R1D2	1 R1D1	R1D0		

Data Type:	Eight bit number
USAGE:	This register sets the Rest2 period. Period = (register value R2P [7:0] +1) x 7ms (typical slow clock period). Min value for this register is 0. Max value is 0xFD.
NOTE:	Writing into this register when the sensor itself is operating in this rest mode may result in unexpected behavior of the sensor. To avoid this from happening, below commands should be incorporated prior and after the write command into this register.
	w 22 80 -> write 0x80H into register 0x22H prior to writing into this register
	w 11 XX -> writing into this register
	w 22 00 -> write 0x00H into register 0x22H after writing into this register