## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Digital Controller for Power Supply Applications with PMBus Interface 

## Data Sheet

## FEATURES

$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
PMBus Revision 1.2 compliant with PEC and extended manufacturer specific commands
32-bit password protection with command masking
64 address selections ( 16 base addresses, expandable to 64)
6 PWM control signals, 625 ps resolution
Frequency from 48 kHz to 1 MHz
Duty cycle double update rate
Digital control loop (PID + additional pole or zero configurability)
Programmable loop filters (CCM, DCM, low/normal temperature)
Fast line voltage feedforward
Adaptive dead time compensation for improved efficiency
Remote voltage sense
Redundant programmable OVP
Current sense
Primary side cycle-by-cycle fast protection
Secondary side cycle-by-cycle fast overcurrent protection
Secondary side averaged reverse current protection using diode emulation mode with fixed debounce
Synchronous rectifier control for improved efficiency in light load mode
Nonlinear gain for faster transient response from DCM to CCM Frequency synchronization
Soft start and soft stop functionality
Average and peak constant current mode
External PN junction temperature sensing
4 GPIOs (2 GPIOs configurable as active clamp snubber PWMs)

Extended black box data recorder for fault recording
User trimming on input and output voltages and currents Digital current sharing

## APPLICATIONS

Isolated dc-to-dc power supplies and modules Redundant power supply systems

## GENERAL DESCRIPTION

The ADP1055 is a flexible, feature-rich digital secondary side controller that targets ac-to-dc and isolated dc-to-dc secondary side applications. The ADP1055 is optimized for minimal component count, maximum flexibility, and minimum design time. Features include differential remote voltage sense, primary and secondary side current sense, pulse-width modulation (PWM) generation, frequency synchronization, redundant OVP, and current sharing. The control loop digital filter and compensation terms are integrated and can be programmed over the PMBus ${ }^{\mathrm{mm}}$ interface. Programmable protection features include overcurrent (OCP), overvoltage (OVP) limiting, undervoltage lockout (UVLO), and external overtemperature (OTP).
The built-in EEPROM provides extensive programming of the integrated loop filter, PWM signal timing, inrush current, and soft start timing and sequencing. Reliability is improved through a built-in checksum and programmable protection circuits.

A comprehensive GUI is provided for easy design of loop filter characteristics and programming of the safety features. The industry-standard PMBus provides access to the many monitoring and system test functions. The ADP1055 is available in a 32-lead LFCSP and operates from a single 3.3 V supply.

TYPICAL APPLICATION DIAGRAM


Figure 1.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADP1055 Evaluation Board


## DOCUMENTATION

## Application Notes

- AN-1336: Adaptive Dead Time in Full Bridge Phase Shifted Topology Using ADP1055
- AN-1382: ADP1055 EEPROM Programming


## Data Sheet

- ADP1055: Digital Controller for Power Supply Applications with PMBus Interface Data Sheet


## User Guides

- UG-710: Evaluating the 240 Watts ADP1055 Digital Controller for Isolated Power Supply with PMBus Interface


## SOFTWARE AND SYSTEMS REQUIREMENTS

- ADP1055 Software, Ver. 2.0.16


## REFERENCE MATERIALS

## Press

- Analog Devices' Breaks Through the Digital Power Barrier


## Technical Articles

- Designing Digital Power Supplies With A State Machine
- Digital Control Enables High Reliability DC-to-DC Power Conversion with Active Snubbing

DESIGN RESOURCES

- ADP1055 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADP1055 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## ADP1055

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Typical Application Diagram .....
Revision History ..... 3
Functional Block Diagram ..... 4
Specifications ..... 5
Absolute Maximum Ratings ..... 10
Thermal Resistance ..... 10
Soldering ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions ..... 11
Typical Performance Characteristics ..... 13
Controller Architecture ..... 16
Start-Up and Power-Down Sequencing ..... 17
VDD and VCORE Pins. ..... 17
Power-Up and Power-Down Commands ..... 17
Power Sequencing ..... 17
Power-Up and Soft Start Routine ..... 17
Soft Stop Routine ..... 17
VDD/VCORE OVLO ..... 18
Control Loop and PWM Operation. ..... 19
Voltage Sense, Feedback, and Control Loop ..... 19
Output Voltage Sense ..... 19
Digital Filter ..... 19
Digital Filter Programming Registers ..... 20
Digital Compensation Filters During Soft Start ..... 20
Filter Transition ..... 20
PWM and Synchronous Rectifier Outputs (OUTA, OUTB, OUTC, OUTD, SR1, SR2) ..... 21
Synchronous Rectification ..... 21
Modulation Limit ..... 22
Switching Frequency Programming ..... 22
ADCs and Telemetry ..... 23
ADCs for Current Sensing ..... 23
ADCs for Voltage Sensing ..... 24
ADCs for Temperature Sensing ..... 24
Theory of Operation ..... 25
Accurate Primary Overcurrent Protection ..... 25
Primary Fast Overcurrent Protection ..... 25
Matched Cycle-by-Cycle Current Limit (OCP Equalization). ..... 25
Low Temperature Filter ..... 25
Voltage Loop Autocorrection ..... 25
Nonlinear Gain/Response ..... 26
Integrator Windup and Output Voltage Regulation Loss (Overshoot Protection) ..... 26
Accurate Secondary Overcurrent Protection ..... 26
Secondary Fast Overcurrent Protection ..... 27
Secondary Fast Reverse Current Protection ..... 27
Feedforward and Input Voltage Sense ..... 27
Accurate Overvoltage and Undervoltage Protection ..... 28
Fast Overvoltage Protection ..... 28
External Frequency Synchronization ..... 28
Temperature Sensing ..... 29
GPIO and PGOOD Signals. ..... 29
GPIO3 and GPIO4 as Snubber PWM Outputs ..... 31
Average Constant Current Mode ..... 32
32-Bit Key Code ..... 32
SR Phase-In, SR Transition, and SR Fast Phase-In ..... 33
Output Voltage Slew Rate ..... 33
Adaptive Dead Time Compensation ..... 33
SR Delay. ..... 34
Current Sharing (ISHARE Pin) ..... 34
Droop Sharing ..... 36
Light Load Mode and Deep Light Load Mode. ..... 37
Pulse Skipping ..... 37
Soft Stop ..... 37
Duty Cycle Double Update Rate ..... 37
Duty Balance, Volt-Second Balance, and Flux Balancing ..... 38
Fault Responses and State Machine Mechanics ..... 39
Priority of Faults ..... 39
Flags ..... 39
First Fault ID (FFID) ..... 39
Fault Condition During Soft Start and Soft Stop ..... 40
Watchdog Timer ..... 40
Standard PMBus Flags ..... 42
Black Box Feature ..... 43
Black Box Operation ..... 43
Black Box Contents ..... 43
Black Box Timing ..... 44
Black Box Readback ..... 45
Black Box Power Sequencing. ..... 45
Power Supply Calibration and Trim ..... 46
Voltage Calibration and Trim ..... 46
CS1 Trim ..... 46
VFF Calibration and Trim ..... 46
PMBus Digital Communication ..... 47
Features ..... 47
Overview ..... 47
Transfer Protocol ..... 47
Data Transfer Commands ..... 48
Group Command Protocol ..... 49
Clock Generation and Stretching ..... 49
Start and Stop Conditions ..... 49
Repeated Start Condition. ..... 49
General Call Support ..... 49
Alert Response Address (ARA) ..... 49
PMBus Address Selection ..... 50
Fast Mode ..... 50
10-Bit Addressing ..... 50
Packet Error Checking ..... 50
Electrical Specifications. ..... 50
Fault Conditions ..... 50
Timeout Conditions ..... 51
Data Transmission Faults ..... 51
Data Content Faults ..... 52
Layout Guidelines ..... 53
CS2+ and CS2- Pins ..... 53
VS+ and VS- Pins ..... 53
REVISION HISTORY
3/15-Rev. 0 to Rev. A
Changes to Table 1 .....  7
Changes to Snubber Configuration Section ..... 31
Change to Debounce Bit, Table 159 ..... 93
Changes to Supported Switching Frequencies Section ..... 126
VDD Pin ..... 53
SDA and SCL Pins .....  53
CS1 Pin .....  53
Exposed Pad. ..... 53
VCORE Pin ..... 53
RES Pin ..... 53
JTD and JRTN Pins ..... 53
OVP Pin ..... 53
SYNC Pin ..... 53
AGND and DGND ..... 53
EEPROM ..... 54
Overview ..... 54
Page Erase Operation ..... 54
Read Operation (Byte Read and Block Read) ..... 54
Write Operation (Byte Write and Block Write) ..... 55
EEPROM Password ..... 55
Downloading EEPROM Settings to Internal Registers .....  56
Saving Register Settings to the EEPROM ..... 56
EEPROM CRC Checksum ..... 56
Software GUI ..... 57
Standard PMBus Commands Supported by the ADP1055 ..... 58
Manufacturer Specific Commands ..... 60
Standard PMBus Command Descriptions .....  .62
Standard PMBus Commands ..... 62
Manufacturer Specific PMBus Command Descriptions ..... 86
Supported Switching Frequencies. ..... 126
Outline Dimensions ..... 140
Ordering Guide ..... 140

## 3/14—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. $\mathrm{FSR}=$ full-scale range.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY <br> Supply Voltage <br> Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{IDD} \end{aligned}$ | $4.7 \mu \mathrm{~F}$ capacitor connected to AGND <br> Normal operation (CTRL pin is high) <br> Normal operation (CTRL pin is low) <br> During EEPROM programming ( 40 ms ) <br> During black box write <br> Current with VDD < VCORE POR | 3.0 | $\begin{aligned} & 3.3 \\ & 63 \\ & 55 \\ & \mathrm{I}_{\mathrm{DD}}+8 \\ & \mathrm{IDD}^{2}+8 \\ & 100 \\ & \hline \end{aligned}$ | 3.6 | V <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| POWER-ON RESET <br> Power-On Reset Undervoltage Lockout Overvoltage Lockout OVLO Debounce | POR UVLO OVLO | $V_{D D}$ rising <br> $V_{D D}$ falling <br> Set to $2 \mu \mathrm{~s}$ (Register 0xFE4D[5] = 0) <br> Set to $500 \mu \mathrm{~s}$ (Register 0xFE4D[5] = 1) | $\begin{aligned} & 2.75 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 2.85 \\ & 4.0 \\ & 2.0 \\ & 500 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.97 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| VCORE PIN <br> Power-On Reset (POR) <br> Output Voltage Maximum Time from POR to Outputs Switching |  | $0.33 \mu \mathrm{~F}$ capacitor connected to DGND <br> $V_{D D}$ falling $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> No black box recording <br> (Register 0xFE48[1:0] = 00) <br> With black box recording <br> (Register 0xFE48[1:0] = 01, 10, or 11) |  | $\begin{aligned} & 2.1 \\ & 2.6 \\ & 10 \\ & 45 \end{aligned}$ |  | V <br> V ms ms |
| OSCILLATOR AND PLL PLL Frequency |  | $\mathrm{RES}=10 \mathrm{k} \Omega( \pm 0.1 \%)$ | 190 | 200 | 210 | MHz |
| OUTA, OUTB, OUTC, OUTD, SR1, SR2 PINS <br> Output Low Voltage Output High Voltage Rise Time Fall Time | $\begin{aligned} & \text { Vol } \\ & \mathrm{V}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & \text { Sink current }=10 \mathrm{~mA} \\ & \text { Source current }=10 \mathrm{~mA} \\ & \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF} \\ & \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF} \end{aligned}$ | $V_{D D}-0.8$ | $\begin{aligned} & 3.5 \\ & 1.5 \end{aligned}$ | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| VOLTAGE FEEDFORWARD (VFF PIN) <br> ADC Clock Frequency <br> Feedforward (Slow) Input Voltage Range <br> ADC Usable Input Voltage Range Measurement Accuracy (Slow and Fast Feedforward) <br> Leakage Current | $V_{\text {fF }}$ | For reporting; equivalent resolution of 12 bits <br> Factory trimmed at 1.0 V <br> $0 \%$ to $100 \%$ of usable input voltage range $10 \%$ to $90 \%$ of usable input voltage range 900 mV to 1.1 V | $\begin{aligned} & 0 \\ & 0 \\ & \\ & -2.5 \\ & -2.0 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & 1.56 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.57 \\ & \\ & +2.5 \\ & +2.0 \\ & +1.5 \\ & 1.0 \end{aligned}$ | MHz <br> V <br> V <br> \% FSR <br> \% FSR <br> \% FSR <br> $\mu \mathrm{A}$ |
| FEEDFORWARD FUNCTION <br> (VFF PIN) <br> Feedforward (Fast) Input Voltage Range Sampling Period for Feedforward (Fast) ADC |  | Equivalent resolution of 12 bits | 0.6 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 1.6 |  |
| VS LOW SPEED ADC <br> Input Voltage Range Usable Input Voltage Range ADC Clock Frequency |  | Differential voltage from VS+ to VS- | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1.56 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.55 \end{aligned}$ | V <br> V <br> MHz |

## ADP1055

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Update Rate <br> Measurement Accuracy <br> Temperature Coefficient <br> Leakage Current <br> Common-Mode Voltage Offset Error |  | Registers are updated at this rate, equivalent resolution of 12 bits <br> Factory trimmed at 1.0 V <br> $0 \%$ to $100 \%$ of usable input voltage range $10 \%$ to $90 \%$ of usable input voltage range 900 mV to 1.1 V $V_{D D}=3.3 \mathrm{~V}, \mathrm{VS} \pm=1.0 \mathrm{~V}$ <br> Maximum voltage differential from VSto AGND of $\pm 200 \mathrm{mV}$ | $\begin{aligned} & -2.75 \\ & -2.0 \\ & -1.75 \\ & -0.25 \end{aligned}$ | $10.5$ | $\begin{aligned} & +2.75 \\ & +2.0 \\ & +1.75 \\ & 110 \\ & 1.0 \\ & +0.25 \end{aligned}$ | $\begin{aligned} & \mathrm{ms} \\ & \\ & \text { \% FSR } \\ & \% \text { FSR } \\ & \% \mathrm{FSR} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~A} \\ & \% \mathrm{FSR} \end{aligned}$ |
| VS OVP DIGITAL COMPARATOR <br> VS OVP Accuracy <br> VS OVP Comparator Speed |  | Register 0xFE4D[3:2] = 00, equivalent resolution of 7 bits | -2.0 | $82$ | +2.0 | $\begin{aligned} & \% \text { FSR } \\ & \mu \mathrm{s} \end{aligned}$ |
| VS UVP DIGITAL COMPARATOR <br> VS UVP Accuracy Propagation Delay |  | Does not include debounce time (Register 0xFE30[13:11] = 00) | -2.0 | $80$ | +2.0 | $\begin{aligned} & \% \text { FSR } \\ & \mu \mathrm{s} \end{aligned}$ |
| VS HIGH SPEED ADC <br> Sampling Frequency Equivalent Resolution Dynamic Range |  |  |  | $\begin{aligned} & 10 \\ & 6 \\ & \pm 50 \\ & \hline \end{aligned}$ |  | MHz <br> Bits <br> mV |
| FAST OVP COMPARATOR (OVP PIN) <br> Threshold Accuracy <br> Propagation Delay (Latency) |  | Factory trimmed at 1.206 V Other thresholds ( 0.8 V to 1.6 V ) Register 0xFE2F[1:0] = 00 | $\begin{aligned} & -1.2 \\ & -2.0 \end{aligned}$ | $0$ $40$ | $\begin{aligned} & +1.5 \\ & +2.0 \\ & 80 \end{aligned}$ | $\begin{array}{\|l\|} \hline \% \\ \% \end{array}$ ns |
| CURRENT SENSE 1 (CS1 PIN) Input Voltage Range Usable Input Voltage Range ADC Clock Frequency Update Rate <br> Current Sense Measurement Accuracy <br> Current Sense Measurement CS1 Fast OCP Threshold <br> CS1 Fast OCP Speed CS1 Accurate OCP Speed Leakage Current | $\mathrm{V}_{\text {IN }}$ | Registers are updated at this rate, equivalent resolution of 12 bits <br> Factory trimmed at 1.0 V ; tested under dc input conditions <br> $10 \%$ to $60 \%$ of usable input voltage range $10 \%$ to $90 \%$ of usable input voltage range $0 \%$ to $100 \%$ of usable input voltage range <br> Register 0xFE2C[2] = 0 <br> Register 0xFE2C[2] = 1 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ $\begin{aligned} & -1.5 \\ & -2.0 \\ & -2.5 \end{aligned}$ <br> 1.17 <br> 242 | $\begin{aligned} & 1 \\ & 1.56 \\ & 10.5 \\ & \\ & \\ & \\ & 12 \\ & 1.2 \\ & 250 \\ & 40 \\ & 10.5 \end{aligned}$ | 1.6 <br> 1.56 <br> $+1.5$ <br> $+2.0$ <br> $+2.5$ <br> 1.23 <br> 258 <br> 80 <br> 1.5 | V <br> V <br> MHz <br> ms <br> \% FSR <br> \% FSR <br> \% FSR <br> Bits <br> V <br> mV <br> ns <br> ms <br> $\mu \mathrm{A}$ |
| CURRENT SENSE 2 (CS2+, CS2PINS) <br> Current Sense Measurement Resolution <br> ADC Clock Frequency 30 mV Range ${ }^{1}$ <br> Usable Input Range 60 mV Range ${ }^{1}$ Usable Input Range 480 mV Range ${ }^{1}$ Usable Input Range |  | For updating registers (constant current mode enabled or disabled) <br> Register 0xFE4F[1:0] $=00$ <br> Register 0xFE4F[1:0] = 01 <br> Register 0xFE4F[1] = 10 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 12 \\ & 1.56 \end{aligned}$ | $\begin{aligned} & 30 \\ & 21 \\ & 60 \\ & 45 \\ & 480 \\ & 414 \end{aligned}$ | Bits MHz mV mV mV mV mV mV |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Coefficient 30 mV Range 60 mV Range 480 mV Range |  | $\begin{aligned} & \hline \mathrm{VDD}=3.3 \mathrm{~V} \\ & 0 \mathrm{mV} \text { to } 19 \mathrm{mV} \\ & 0 \mathrm{mV} \text { to } 21 \mathrm{mV} \\ & 0 \mathrm{mV} \text { to } 41 \mathrm{mV} \\ & 0 \mathrm{mV} \text { to } 45 \mathrm{mV} \\ & 0 \mathrm{mV} \text { to } 374 \mathrm{mV} \\ & 0 \mathrm{mV} \text { to } 414 \mathrm{mV} \end{aligned}$ |  |  | $\begin{aligned} & 326 \\ & 354 \\ & 172 \\ & 194 \\ & 83 \\ & 84 \end{aligned}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| CURRENT SENSE MEASUREMENT ACCURACY (CS2+, CS2- PINS) 30 mV Setting 60 mV Setting 480 mV Setting Internal Level Shifting Current CS2 Accurate OCP Speed |  | 0 mV to 19 mV 0 mV to 21 mV 0 mV to 41 mV 0 mV to 45 mV 0 mV to 374 mV 0 mV to 414 mV All ranges | $\begin{aligned} & -2.9 \\ & -3.1 \\ & -1.9 \\ & -2.1 \\ & -1.5 \\ & -1.7 \end{aligned}$ | $\begin{aligned} & 25 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & +2.9 \\ & +3.1 \\ & +1.9 \\ & +2.1 \\ & +1.5 \\ & +1.7 \end{aligned}$ | \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> $\mu \mathrm{A}$ <br> ms |
| ```COMMON-MODE VOLTAGE OFFSET ERROR (CS2+, CS2- PINS) 30 mV Range 6 0 ~ m V ~ R a n g e ~ 40 mV Range``` |  | Maximum voltage differential from CS2to AGND of $\pm 50 \mathrm{mV}$ | $\begin{aligned} & -1.0 \\ & -0.5 \\ & -0.25 \end{aligned}$ |  | $\begin{aligned} & +1.0 \\ & +0.5 \\ & +0.25 \end{aligned}$ | $\begin{aligned} & \text { \% FSR } \\ & \text { \% FSR } \\ & \text { \% FSR } \end{aligned}$ |
| CS2 OCP FAST COMPARATORS (CS2+, CS2- PINS) <br> CS2 Forward Comparator Accuracy Range of 0 mV to 60 mV <br> Range of 0 mV to 600 mV |  | For CS2 fast OCP and peak constant current mode <br> Threshold set at 0 mV <br> Threshold set at 15.24 mV <br> Threshold set at 30.48 mV <br> Threshold set at 45.71 mV <br> Threshold set at 60 mV <br> Threshold set at 0 mV <br> Threshold set at 152.4 mV <br> Threshold set at 304.8 mV <br> Threshold set at 457.1 mV <br> Threshold set at 600 mV | $-23.8$ $-7.1$ | $\begin{aligned} & -10.3 \\ & -10.1 \\ & -10.2 \\ & -10.2 \\ & -0.8 \\ & 0.1 \\ & \\ & 0.9 \\ & 1.3 \end{aligned}$ | $+16.7$ $+7.6$ | \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR |
| Reverse Comparator Accuracy <br> Range of 0 mV to 30 mV <br> Range of -30 mV to 0 mV <br> Propagation Delay |  | Threshold set at 0 mV <br> Threshold set at 7.62 mV <br> Threshold set at 15.24 mV <br> Threshold set at 22.86 mV <br> Threshold set at 30 mV <br> Threshold set at 0 mV <br> Threshold set at -7.62 mV <br> Threshold set at -15.24 mV <br> Threshold set at -22.86 mV <br> Threshold set at -30 mV <br> Register 0xFE2D[1:0] = 00 (diode emulation mode) | $-13.8$ $-9.5$ | $\begin{aligned} & -11.8 \\ & -11.8 \\ & 12.7 \\ & 12.5 \\ & 17.1 \\ & 16.9 \\ & \\ & 17.6 \\ & 17.4 \\ & 40 \end{aligned}$ | $+16.9$ $+23.2$ <br> 80 | \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> \% FSR <br> ns |
| JTD TEMPERATURE SENSE <br> ADC Clock Frequency Update Rate <br> Reverse Sensing Enabled <br> Reverse Sensing Disabled |  | For updating registers (14-bit resolution) |  | $\begin{aligned} & 1.56 \\ & 200 \\ & 130 \end{aligned}$ |  | MHz <br> ms <br> ms |

## ADP1055

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Measurement Accuracy for External Temperature Sensor Forward Temperature Sensor <br> Reverse Temperature Sensor |  | With BC847A transistor ( $\mathrm{n}_{\mathrm{f}}=1.00$ ); <br> Register 0xFE5A[2:0] $=0 \times 04$ <br> Error from $-40^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ <br> Error from $25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ <br> Error from $25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | $\begin{aligned} & -11.7 \\ & -8.9 \\ & -9.7 \end{aligned}$ |  | $\begin{array}{r} +13.4 \\ +14.7 \\ +14.4 \\ \hline \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| CTRL, $\overline{\text { SMBALRT, SYNC, GPIO1 TO }}$ GPIO4, ISHARE PINS <br> Input Low Voltage <br> Input High Voltage <br> Propagation Delay <br> GPIOx Rise Time <br> GPIOx Fall Time <br> Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{H}} \end{aligned}$ | Digital inputs/outputs <br> GPIOx configured as an output GPIOx configured as an output SMBALRT, SYNC, GPIO1 TO GPIO4, and ISHARE pins CTRL pin | $V_{D D}-0.8$ | $\begin{aligned} & 40 \\ & 3.5 \\ & 1.5 \end{aligned}$ | 0.8 <br> 1.0 <br> 10.0 | V <br> V <br> ns <br> ns <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| SYNC PIN <br> Minimum On Pulse <br> Synchronization Range ${ }^{2}$ <br> Leakage Current |  | Synchronization to external frequency | $\begin{aligned} & 50 \\ & 40 \\ & -10.0 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & +10.0 \\ & 1.0 \end{aligned}$ | kHz <br> ns \% fsw $\mu \mathrm{A}$ |
| BLACK BOX PROGRAMMING TIME |  |  | 1.2 |  | $36 \times 1.2$ | ms |
| SDA/SCL PINS Input Low Voltage Input High Voltage Output Low Voltage Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |  | 2.1 |  | $\begin{aligned} & 0.8 \\ & 0.4 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & \mu A \end{aligned}$ |
| SERIAL BUS TIMING <br> Clock Operating Frequency <br> Bus Free Time <br> Start Hold Time <br> Start Setup Time <br> Stop Setup Time <br> SDA Setup Time <br> SDA Hold Time <br> SCL Low Timeout <br> SCL Low Period <br> SCL High Period <br> Clock Low Extend Time <br> SCL, SDA Fall Time <br> SCL, SDA Rise Time | $t_{\text {BuF }}$ <br> $t_{\text {HD; }}$ STA <br> tsu;STA <br> $\mathrm{t}_{\mathrm{su} ; \mathrm{Sto}}$ <br> tsu;DAT <br> $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ <br> $\mathrm{t}_{\text {timeout }}$ <br> tıow <br> thigh <br> tlo;sext <br> $\mathrm{t}_{\mathrm{F}}$ <br> $t_{R}$ | See Figure 3 <br> Between stop and start conditions Hold time after (repeated) start condition; after this period, the first clock is generated Repeated start condition setup time <br> For write and for readback | 10 1.3 0.6 <br> 0.6 <br> 0.6 <br> 100 <br> 300 <br> 25 <br> 1.3 <br> 0.6 <br> 20 <br> 20 | 100 | 400 <br> 35 <br> 25 <br> 300 <br> 300 | kHz <br> $\mu \mathrm{s}$ <br> $\mu s$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ns <br> ns <br> ms <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ms <br> ns <br> ns |
| EEPROM RELIABILITY Endurance ${ }^{3}$ Data Retention ${ }^{4}$ |  | $\begin{aligned} \mathrm{T}_{J} & =85^{\circ} \mathrm{C} \\ \mathrm{~T}_{J} & =125^{\circ} \mathrm{C} \\ \mathrm{~T}_{J} & =85^{\circ} \mathrm{C} \\ \mathrm{~T}_{J} & =125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 10,000 \\ & 1000 \\ & 20 \\ & 15 \end{aligned}$ |  |  | Cycles <br> Cycles <br> Years <br> Years |

[^0]
## Data Sheet ADP1055



## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (Continuous), VDD | 4.2 V |
| Digital Pins: OUTA, OUTB, OUTC, | -0.3 V to VDD +0.3 V |
| OUTD, SR1, SR2, GPIO1, GPIO2, |  |
| GPIO3, GPIO4, SMBALRT, SYNC |  |
| VS-, AGND, DGND | -0.3 V to +0.3 V |
| VS+ | -0.3 V to VDD +0.3 V |
| JTD, JRTN, ADD | -0.3 V to VDD +0.3 V |
| CS1, CS2+, CS2- | -0.3 V to VDD +0.3 V |
| SDA, SCL | -0.3 V to VDD +0.3 V |
| ISHARE | -0.3 V to VDD +0.3 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Peak Solder Reflow Temperature |  |
| SnPb Assemblies | $240^{\circ} \mathrm{C}$ |
| $\quad(10$ sec to 30 sec) |  |
| RoHS-Compliant Assemblies | $260^{\circ} \mathrm{C}$ |
| $\quad(20$ sec to 40 sec) |  |
| ESD | 500 V |
| Charged Device Model | 2.5 kV |
| Human Body Model |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 32-Lead LFCSP | 44.4 | 6.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## SOLDERING

It is important to follow the correct guidelines when laying out the PCB footprint for the ADP1055 and when soldering the device onto the PCB. For detailed information about these guidelines, see the AN-772 Application Note.

ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | OVP | Overvoltage Protection. This signal is referenced to AGND and is used for redundant OVP protection. The nominal voltage at this pin should be 1 V . If this pin is not used, connect it to AGND. |
| 2 | VS+ | Noninverting Voltage Sense Input. This signal is referenced to VS-. The nominal input voltage at this pin is 1 V . The resistor divider on this input must have a tolerance specification of $0.5 \%$ or better to allow for trimming. This pin is the input to the high frequency flash ADC. |
| 3 | VS- | Inverting Voltage Sense Input. There should be a low ohmic connection to AGND. The resistor divider on this input must have a tolerance specification of $0.5 \%$ or better to allow for trimming. To reduce common-mode noise, connect a $0.1 \mu \mathrm{~F}$ capacitor from VS- to AGND. |
| 4 | CS2+ | Noninverting Differential Current Sense Input. This signal is referenced to CS2-. If this pin is not used, connect it to AGND. |
| 5 | CS2- | Inverting Differential Current Sense Input. If this pin is not used, connect it to AGND. This pin must have a low ohmic connection to AGND thought the sense resistor. |
| 6 | NC | No Connect. Leave this pin unconnected. |
| 7 | VFF | Voltage Feedforward. Two optional functions can be implemented using this pin: feedforward and input voltage loss detection. This pin is typically connected upstream of the output inductor through a resistor divider network in an isolated converter. The nominal voltage at this pin should be 1 V . This signal is referenced to AGND. If this pin is not used, connect it to AGND. |
| 8 | CS1 | Primary Side Current Sense Input. This pin is connected to the primary side current sensing ADC and to the fast OCP comparator. This signal is referenced to PGND. The resistors on this input must have a tolerance specification of $0.5 \%$ or better to allow for trimming. If this pin is not used, connect it to AGND. |
| 9 | SR1 | Synchronous Rectifier Output. This PWM output connects to the input of a FET driver. This pin can be disabled when not in use. This signal is referenced to AGND. |
| 10 | SR2 | Synchronous Rectifier Output. This PWM output connects to the input of a FET driver. This pin can be disabled when not in use. This signal is referenced to AGND. |
| 11 | OUTA | PWM Output for Primary Side Switch. This pin can be disabled when not in use. This signal is referenced to AGND. |
| 12 | OUTB | PWM Output for Primary Side Switch. This pin can be disabled when not in use. This signal is referenced to AGND. |
| 13 | OUTC | PWM Output for Primary Side Switch. This pin can be disabled when not in use. This signal is referenced to AGND. |
| 14 | OUTD | PWM Output for Primary Side Switch. This pin can be disabled when not in use. This signal is referenced to AGND. |
| 15 | SYNC | Synchronization Input Signal. This pin is used as a reference for the internal PWM frequency. This signal is referenced to AGND and must have a nominal duty cycle of $50 \%$. If this pin is not used, connect it to AGND and program Register 0xFE55[6] = 1 . |
| 16 | GPIO4 | Programmable General-Purpose Input/Output. If this pin is not used, connect it to AGND. This pin can also be configured as an active snubber PWM output. |
| 17 | GPIO3 | Programmable General-Purpose Input/Output. If this pin is not used, connect it to AGND. This pin can also be configured as an active snubber PWM output. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 18 | GPIO2 | Programmable General-Purpose Input/Output. If this pin is not used, connect it to AGND. |
| 19 | GPIO1 | Programmable General-Purpose Input/Output. If this pin is not used, connect it to AGND. |
| 20 | CTRL | Power Supply On Input. This signal is referenced to AGND. This pin is the hardware PSON control signal. It is recommended that a 1 nF capacitor be connected from the CTRL pin to AGND for decoupling. If this pin is not used, connect it to AGND. |
| 21 | SCL | $1^{2} \mathrm{C} /$ PMBus Serial Clock Input and Output (Open Drain). This signal is referenced to AGND. |
| 22 | SDA | $1^{2} \mathrm{C} /$ PMBus Serial Data Input and Output (Open Drain). This signal is referenced to AGND. |
| 23 | $\overline{\text { SMBALRT }}$ | Power-Good Output (Open Drain). This signal is referenced to AGND. This pin is also used as the PMBus $\overline{\text { ALERT }}$ signal. |
| 24 | ISHARE | Digital Current Sharing Input and Output (Open Drain). This signal is referenced to AGND. |
| 25 | VCORE | VDD for the Digital Core. Connect a decoupling capacitor of at least 330 nF ( $1 \mu \mathrm{~F}$ maximum) from this pin to DGND as close to the IC as possible to minimize the PCB trace length. Do not use the VCORE pin as a reference or load it in any way. |
| 26 | VDD | Positive Supply Input. This signal is referenced to AGND. Connect a $4.7 \mu \mathrm{~F}$ decoupling capacitor from this pin to AGND as close to the IC as possible to minimize the PCB trace length. |
| 27 | DGND | Digital Ground. This pin is the ground reference for the digital circuitry. Star connect to AGND. |
| 28 | AGND | IC Analog Ground. |
| 29 | JRTN | Temperature Sensor Return. If this pin is not used, connect it to AGND. |
| 30 | RES | Resistor Input. This pin sets the internal reference for the internal PLL frequency. Connect a $10 \mathrm{k} \Omega$ resistor ( $\pm 0.1 \%$ ) from RES to AGND. Do not load this pin with any capacitance. This signal is referenced to AGND. |
| 31 | ADD | $1^{2} \mathrm{C} /$ PMBus Address Select Input. Connect a resistor from ADD to AGND. This signal is referenced to AGND. |
| 32 | JTD | Thermal Sensor Input. A PN junction sensor is connected from this pin to the JRTN pin. If this pin is not used, connect it to JRTN. |
|  | EP | Exposed Pad. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the exposed pad on the underside of the package be soldered to the PCB AGND plane. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. VS ADC Accuracy vs. Temperature (from $10 \%$ to $90 \%$ of FSR)


Figure 6. CS1 ADC Accuracy vs. Temperature (from 10\% to $90 \%$ of FSR)


Figure 7. VFF ADC Accuracy vs. Temperature (from $10 \%$ to $90 \%$ of FSR)


Figure 8. CS2 30 mV ADC Accuracy vs. Temperature (from $10 \%$ to $90 \%$ of FSR)


Figure 9. CS2 60 mV ADC Accuracy vs. Temperature (from $10 \%$ to $90 \%$ of FSR)


Figure 10. CS2 480 mV ADC Accuracy vs. Temperature (from $10 \%$ to $90 \%$ of FSR)


Figure 11. OVP Fast Comparator at 1.206 V vs. Temperature


Figure 12. CS1 OCP Fast Comparator at 1.2 V vs. Temperature


Figure 13. CS1 OCP Fast Comparator at 250 mV vs. Temperature


Figure 14. CS2 Forward Comparator Accuracy, 0 mV to 60 mV Range


Figure 15. CS2 Forward Comparator Accuracy, 0 mV to 600 mV Range


Figure 16. CS2 Reverse Comparator, 0 mV to -30 mV Range


Figure 17. CS2 Reverse Comparator, 0 mV to 30 mV Range


Figure 18. Forward Temperature Sensor Error vs. Temperature


Figure 19. Reverse Temperature Sensor Error vs. Temperature

## CONTROLLER ARCHITECTURE

The ADP1055 is an application specific digital controller based on finite state machine (FSM) architecture. The ADP1055 supports a subset of the PMBus Revision 1.2 standard and also has extended manufacturer specific commands to provide a feature rich digital power product.
Dedicated ADCs and comparators constitute the analog front end of the controller, feeding information to the digital core. The information is processed and used to generate the programmable PWM signals and to take action for various features such as light load or overvoltage/overcurrent protection.

The ADP1055 has six PWM outputs: OUTA to OUTD for the primary side switches and SR1 and SR2 for the secondary side synchronous rectifiers. The ADP1055 allows individual programming of the PWM outputs to form the timing of the power switches for any power topology, such as full bridge, full bridge phase shifted, current doubler, or active clamp.

Primary side information (current or voltage) is sensed and processed via the CS1 and VFF pins, whereas secondary side information is obtained via the CS2 $\pm$, ISHARE, VS $\pm$, and OVP pins. A dedicated temperature sensor uses the JTD and JRTN pins. The input voltage is measured using the VFF pin and is used for line voltage feedforward. Extensive fault protection schemes are provided, and the controller also has a black box to record the state of the device (all sensor information including voltages, currents, temperatures, and flags) upon shutdown.
$I^{2} \mathrm{C} /$ PMBus communication is facilitated by the SDA, SCL, and SMBALRT pins. Four GPIO pins can be used as flag output signals or as an interrupt service routine (ISR) to trigger a PMBus fault action. The CTRL pin is used as described in the PMBus specification.
Detailed descriptions of all ADP1055 features are provided in the Theory of Operation section.

## START-UP AND POWER-DOWN SEQUENCING VDD AND VCORE PINS

The proper amount of decoupling capacitance must be placed between the VDD and AGND pins, as close as possible to the device to minimize the trace length. It is recommended that the VCORE pin not be loaded in any way.

## POWER-UP AND POWER-DOWN COMMANDS

The PMBus commands OPERATION (Register 0x01) and ON_OFF_CONFIG (Register 0x02) control the power-up and power-down behavior of the ADP1055.


Figure 20. OPERATION (Register 0x01) and ON_OFF_CONFIG (Register 0x02)

## POWER SEQUENCING

Power sequencing is controlled using Register 0x60 through Register 0x66. The delays for the turn-on command (Register $0 \times 60$, TON_DELAY) and the turn-off command (Register 0x64, TOFF_DELAY) can each be programmed from 0 ms to 1024 ms in steps of 1 ms .
The soft start ramp-up time (Register 0x61, TON_RISE) and the ramp-down time (Register 0x65, TOFF_FALL) can be programmed from 0 ms to 100 ms in steps of 1 ms .

All values are rounded to the nearest available value. If a value is programmed outside the allowed range, it is forced to the nearest legal value.

## POWER-UP AND SOFT START ROUTINE

When VDD is applied to the device, a certain time elapses before the ADP1055 can regulate the power supply.

1. When VDD is above UVLO and VCORE reaches above VCORE POR through an internal regulator, the ADP1055 downloads the user settings from Page 1 of the EEPROM into the internal registers.
2. After the EEPROM download, the ADP1055 determines its address, programmed by the ADD pin and the $\mathrm{I}^{2} \mathrm{C}$ slave base address (Register 0xD0, SLV_ADDR_SELECT).
3. The ADP 1055 waits for an idle time, after which the device is ready for normal operation. If the black box must erase a page to precondition the EEPROM for storing, the idle time is extended by $\sim 35 \mathrm{~ms}$ (see the Black Box Timing section).
4. If the ADP1055 is programmed to power up at this time (OPERATION is enabled), the soft start ramp begins. Otherwise, the ADP1055 waits for the OPERATION command.

The outputs start switching, depending on the configuration of the OPERATION command (Register 0x01) and the ON_OFF_ CONFIG command (Register 0x02).

If the ADP1055 is programmed to be always on (Register $0 x 02[4]=0$ ), the device begins the soft start ramp. Figure 21 shows the entire soft start process.


Figure 21. Example of Soft Start and Soft Stop Settings in the GUI
The soft start proceeds as follows.

1. Upon power-up, the ADP1055 waits for the programmed TON_DELAY (Register 0x60) and ramps to the regulation voltage according to the time programmed in TON_RISE (Register 0x61).
2. The soft start begins to ramp up the internal digital reference. The total duration of the soft start ramp is programmable using the TON_RISE command. The TON_MAX command specifies the maximum on time before which the output voltage must exceed the VOUT_UV_FAULT_LIMIT (Register 0x44). If the VOUT_UV_FAULT_LIMIT is set to 0 , the TON_MAX value is ignored.

If the soft start from precharge function is enabled (Register 0xFE51[0] = 1), the soft start ramp starts from the current value of the output voltage sensed on VS $\pm$ and, therefore, the soft start ramp time is reduced proportionally.

## SOFT STOP ROUTINE

The soft stop process occurs in a manner similar to the soft start process, using the TOFF_DELAY, TOFF_MAX, and TOFF_FALL commands. These commands are the counterparts of the TON_DELAY, TON_MAX, and TON_RISE commands used for soft start. For more information about soft stop, see the Soft Stop section.

## ADP1055

## VDD/VCORE OVLO

The ADP1055 has built-in overvoltage protection (OVP) on its supply rails. When the VDD or VCORE voltage rises above the OVLO threshold, the response can be programmed using Register 0xFE4D. It is recommended that when a VDD/VCORE OVP fault occurs, the response be set to download the EEPROM before restarting the ADP1055. All features related to the OVLO function-such as debounce, fault ignore, and download EEPROM upon receiving a fault condition-are programmable using Register 0xFE4D[7:4].

VDD overvoltage is ignored when the device is downloading information from the EEPROM, even if the overvoltage occurs during the initial power-up or due to the setting of Register 0xFE4D[6]. VDD overvoltage is recognized as a fault only after the EEPROM download is complete. The ADP1055 has a 4 ms idle time after an EEPROM download.
If the VDD overvoltage occurs during the ramp-up of VDD and the ADP1055 has not initiated the EEPROM download, the device responds according to the default setting of Bit 7 in Register 0xFE4D, which is to ignore VDD OV.

## CONTROL LOOP AND PWM OPERATION

 vOLTAGE SENSE, FEEDBACK, AND CONTROL LOOPThe VS $\pm$ pins are used for the monitoring and protection of the remote load voltage. The differential VS $\pm$ input pins are the main feedback sense point for the power supply control loop. The VS $\pm$ sense point on the power rail requires an external resistor divider to bring the nominal common-mode signal to 1 V at the $\mathrm{VS} \pm$ pins. This resistor divider is programmed into VOUT_SCALE_LOOP and VOUT_SCALE_MONITOR accordingly. The resistor divider is necessary because the input range is 0 V to 1.6 V . The divided-down signal is internally fed into a high frequency (HF) ADC. The HF ADC is also the high frequency feedback loop for the power supply.

## OUTPUT VOLTAGE SENSE

The output voltage is fed back to the VS $\pm$ pins, where it is compared with a reference set by a 12-bit DAC (see Figure 22). The difference is then fed into the flash ADC; in this configuration, the flash ADC does not see the fraction of the output voltage set by the resistor divider, but instead sees only the error voltage. The error voltage is then fed into the digital filter, which decides the duty cycle command for the next switching period. The number of samples taken by the flash ADC can be configured in Register 0xFE67[7:4] (see Table 215). The recommended configuration of this register is automatically configured using the GUI.


Figure 22. Output Voltage Sense and Feedback
The output voltage is also sampled using a low frequency ADC. The output voltage is fed to a low-pass filter that is used to set the output of a trim DAC; the trim DAC finely adjusts the output voltage as part of the autocorrection loop (see the Voltage Loop Autocorrection section).

## DIGITAL FILTER

The loop response of the power supply can be changed using the internal programmable digital filter. A Type 3 filter architecture has been implemented. To tailor the loop response to the specific application, the low frequency gain, zero location, pole location, and high frequency gain can all be set individually (see the Digital Filter Programming Registers section). It is recommended that the Analog Devices, Inc., software GUI be used to program the filter. The software GUI displays the filter response in Bode plot
format and can be used to calculate all stability criteria for the power supply.
From the sensed voltage to the duty cycle, the transfer function of the filter in z -domain is as follows:

$$
H(z)=\left(\frac{D}{L F G} \times \frac{1}{\left(1-z^{-1}\right)}+\frac{C}{H F G} \frac{\left(1-\frac{B}{256} z^{-1}\right)}{\left(1-\frac{A}{256} z^{-1}\right)} \times A D D_{-} P Z\right)
$$

where:
$A=$ filter pole register value (in decimal).
$B=$ filter zero register value (in decimal).
$C=$ high frequency gain register value (in decimal).
$D=$ low frequency gain register value (in decimal).
$L F G=5.968 \times m \times 10^{6} / f_{S W}$.
$H F G=3.73 \times m \times 10^{5} / f_{s w}$.
$m=1$ when $48.8 \mathrm{kHz} \leq f_{S W}<97.7 \mathrm{kHz}$.
$m=2$ when $97.7 \mathrm{kHz} \leq f_{s w}<195.3 \mathrm{kHz}$.
$m=4$ when $195.3 \mathrm{kHz} \leq f_{s w}<390.6 \mathrm{kHz}$.
$m=8$ when $390.6 \mathrm{kHz} \leq f_{s w}$.
$A D D_{-} P Z$ is an additional pole or additional zero that can be added to the compensator.
The additional zero takes this form:

$$
1-\frac{E}{256} \times z^{-1}
$$

The additional pole takes this form:

$$
\frac{1}{\left(1-\frac{E}{256} \times z^{-1}\right)}
$$

where $E$ is the value (in decimal) of the additional pole zero frequency gain register (Register 0xFE60 and Register 0xFE61).
To transfer the $z$-domain value to the s-domain, plug the following bilinear transformation equation into the $\mathrm{H}(\mathrm{z})$ equation:

$$
z(s)=\frac{2 f_{S W}+s}{2 f_{S W}-s}
$$

where $f_{s W}$ is the switching frequency.
The digital filter introduces an extra phase delay element into the control loop. The digital filter circuit sends the duty cycle information to the PWM circuit at the beginning of each switching cycle (unlike an analog controller, which makes decisions on the duty cycle information continuously). Therefore, the extra phase delay for phase margin, $\Phi$, introduced by the filter block is

$$
\Phi=360 \times\left(f_{c} / f_{s w}\right)
$$

where:
$f_{C}$ is the crossover frequency.
$f_{s w}$ is the switching frequency.
At one-tenth the switching frequency, the phase delay is $36^{\circ}$. For double update rate, the phase delay is reduced to $18^{\circ}$. The GUI
incorporates this phase delay into its calculations. Note that the GUI does not account for other delays such as gate driver and propagation delays.

## DIGITAL FILTER PROGRAMMING REGISTERS

Three sets of registers allow three different filters to be programmed.

- Normal mode filter (used for CCM or heavy load and configured in Register 0xFE01 to Register 0xFE04)
- Light load mode filter (configured in Register 0xFE05 to Register 0xFE08)
- Soft start filter (configured in Register 0xFE09 to Register 0xFE0C)

The software GUI allows the user to program the light load mode filter in the same manner as the normal mode filter. It is recommended that the GUI be used for this purpose.

## DIGITAL COMPENSATION FILTERS DURING SOFT START

The ADP1055 has a dedicated soft start filter (SSF) that can be used to fine-tune and optimize the dynamic response during the output voltage ramp-up.
During soft start, the ADP1055 determines the load condition and after the voltage reaches $12.5 \%$ of the nominal output voltage value, it determines the current load condition and switches filters accordingly to the light load mode threshold (Register 0xFE5F[3:1]). If the load current is below the light load mode threshold, the ADP1055 switches to the light load mode filter (LLF). If the load current is above the light load mode threshold, the normal mode filter is used until the end of the soft start ramp, even if the device subsequently enters light load mode based on a change to the load current.
Other configurations can be programmed to use different filters during soft start, as follows:

- Force soft start filter (Register 0xFE51[2]). This option forces the ADP1055 to use the soft start filter. In some cases, this option allows better fine-tuning of the ramp-up voltage.
- Disable light load mode during soft start (Register 0xFE51[1]). This option prevents the use of the light load mode filter during soft start, even if the light load condition is met. The light load mode filter is available for use after the end of the soft start ramp.

Figure 23 shows the use of filters during soft start.


Figure 23. Digital Filters During Soft Start (Low Temperature Filter Not Shown)
As shown in Figure 23, in Zone 1, the ADP1055 starts with the normal mode filter or the soft start filter. Zone 2 begins when the voltage reaches $12.5 \%$ of the nominal output voltage value. At this point, the ADP1055 checks whether the system is in light load mode, and the choice of filter is based on the following criteria:

- If the system is in light load mode, the ADP1055 switches to the light load mode filter (unless the option to disable the LLM filter was previously selected).
- If the system is not in light load mode, the ADP1055 continues to use the filter used in Zone 1: the normal mode filter or the soft start filter.

The ADP1055 changes to the LLM filter if the load changes during Zone 2 (voltage rises from $12.5 \%$ to $100 \%$ of the soft start ramp. The filter does not revert to LLM if the load drops until after the end of soft start.

In Zone 3 the filter changes to the NMF or LLM filter, depending on the load.

## FILTER TRANSITION

To avoid output voltage glitches and to provide a seamless transition from one filter to another, the ADP1055 supports programmable filter transitions. This feature allows a gradual transition from one filter to another. Filter transitions are programmed using Register 0xFE4A[2:0]. When the ADP1055 switches filters, the switching action is changed in 32 steps. The step size can be programmed over several cycles (1tsw to 32 tsw) to avoid glitches in the output. The filter used depends on the state of the synchronous rectifiers and whether the system is in continuous conduction mode (CCM) or discontinuous conduction mode (DCM) (see Table 5).

Table 5. State of Synchronous Rectifiers and Filter Used

| Load | State of SRx Outputs |  | Filter Used |
| :---: | :---: | :---: | :---: |
|  | Regular Mode | Diode Emulation Mode |  |
| Medium to heavy load | SRs in CCM | SRs in CCM | Normal mode filter (Register 0xFE01 to Register 0xFE04). |
| Below LLM threshold | SRs in LLM | Diode emulation SRs | LLM filter (Register 0xFE05 to Register 0xFE08.) When diode emulation mode is in use, the LLM filter is activated after the LLM threshold is crossed. |
| Deep LLM | SRs are off | SRs are off | LLM filter (Register 0xFE05 to Register 0xFE08). |

## PWM AND SYNCHRONOUS RECTIFIER OUTPUTS (OUTA, OUTB, OUTC, OUTD, SR1, SR2)

The PWM and SR outputs are used for control of the primary side drivers and the synchronous rectifier drivers. These outputs can be used for several control topologies, such as full-bridge, phase-shifted ZVS configurations and interleaved, two switch forward converter configurations. Delays between the rising and falling edges can be individually programmed (see Figure 24).


Figure 24. PWM Timing Diagram
Take special care to avoid shoot-through and cross-conduction. It is recommended that the software GUI be used to program these outputs. Figure 25 shows an example configuration to drive a full-bridge topology with synchronous rectification.


Figure 25. PWM Pin Assignment for Full-Bridge, Phase-Shifted Topology with Synchronous Rectification

## Go and Auto Go Command

The PWM outputs (OUTA to OUTD) and the SR outputs (SR1 and SR2) are all synchronized with each other. Therefore, when reprogramming more than one of these outputs, it is important to first update all the registers and then latch the information into the ADP1055 at the same time. This simultaneous updating of the PWM outputs is facilitated by the GO command (Register 0xFE00). The GO command acts as a gate to apply all functions related to the commands at the same time.
The GO command gates the following functions:

- Frequency synchronization
- Line voltage feedforward
- Double update rate, volt-second balance
- Digital filter settings
- Frequency and PWM settings
- Voltage reference change

During reprogramming, the outputs are temporarily disabled. It is recommended that the PWM outputs be disabled when not in use.

The PMBus allows the user to change the voltage setting and the switching frequency on-the-fly. The auto go command (Register 0xFE5B) is an added level of protection that restricts the user from making a change to certain commands (see Table 203).
For more information about the various programmable switching frequencies and PWM timings, see the Switching Frequency Programming section.

## SYNCHRONOUS RECTIFICATION

SR1 and SR2 are recommended for use as the PWM control signals when using synchronous rectification. These PWM signals can be configured much like the other PWM outputs.

## MODULATION LIMIT

The modulation limit register (Register 0xFE53) can be programmed to apply a maximum duty cycle modulation limit to any PWM signal, thus acting as a clamp for the maximum modulation range of any PWM output. When modulation is enabled, the maximum modulation limit is applied to all PWM outputs collectively. As shown in Figure 26, this limit is the maximum time variation for the modulated edges from the default timing, following the configured modulation direction.


Figure 26. Modulation Limit Settings
There is no minimum duty cycle limit setting. Therefore, the user must set the rising edges and falling edges based on the case with the least modulation to enter pulse skipping mode under very light load conditions.
Each LSB in Register 0xFE53[6:0] corresponds to a unit of a base time step size. The base time step size ( $20 \mathrm{~ns}, 40 \mathrm{~ns}, 80 \mathrm{~ns}$, or 160 ns ) depends on the switching frequency; therefore, the modulation limit is based on the value in Register 0xFE53[6:0] multiplied by the corresponding base time step size. The modulated edges are prevented from extending beyond one switching cycle, but the maximum duty cycle is $100 \%$ (the minimum pulse width is 5 ns ).

The GUI provided with the ADP1055 is recommended for programming this feature (see Figure 27).


Figure 27. Setting Modulation Limits (Modulation Range Shown by Arrows)

## SWITCHING FREQUENCY PROGRAMMING

The FREQUENCY_SWITCH command (Register 0x33) sets the switching frequency of the ADP1055 in kilohertz. This command has two data bytes formatted in the linear data format; the programmable frequency ranges from 48 kHz to 1000 kHz .
The ADP1055 does not support every possible frequency due to the infinite combinations of exponent and mantissa values that can be programmed. If a programmed frequency does not exactly match a supported value, it is rounded up to the nearest available frequency. It is recommended that the READ_FREQUENCY command (Register 0x95) be used to determine the exact value of the switching frequency. Table 244 lists the supported frequencies.

## ADCs AND TELEMETRY

Two kinds of ADCs are used in the ADP1055:

- Low frequency (LF) $\Sigma-\Delta$ ADCs that runs at 1.56 MHz for accurate measurement and telemetry
- High frequency (HF) flash ADCs for the feedback and control loop
$\Sigma-\triangle \mathrm{ADCs}$ have a resolution of one bit and operate differently from traditional flash ADCs. The equivalent resolution obtainable depends on how long the output bit stream of the $\Sigma-\Delta$ ADC is sampled.
$\Sigma-\Delta$ ADCs also differ from Nyquist rate ADCs in that the quantization noise is not uniform across the frequency spectrum. At lower frequencies, the noise is lower, and at higher frequencies, the noise is higher (see Figure 28).


Figure 28. Noise Performance for Nyquist Rate and $\Sigma-\triangle A D C s$
The low frequency ADC runs at approximately 1.56 MHz . For a specified bandwidth, the equivalent resolution can be calculated as follows:
$\ln (1.56 \mathrm{MHz} / B W) / \ln 2=N$ bits
For example, at a bandwidth of 95 Hz , the equivalent resolution/noise is
$\ln (1.56 \mathrm{MHz} / 95) / \ln 2=14$ bits
At a bandwidth of 1.5 kHz , the equivalent resolution/noise is

$$
\ln (1.56 \mathrm{MHz} / 1.5 \mathrm{kHz}) / \ln 2=10 \text { bits }
$$

The ADC output information is available in the value registers (Register 0xFE96 to Register 0xFEA3) or through the PMBus READ_x commands, where $x=$ VOUT, IOUT, and so on.

## ADCs FOR CURRENT SENSING

The ADP1055 has two current sense inputs: CS1 and CS2 $\pm$. These inputs sense, protect, and control the primary input current and the secondary output current information. The CS1 and CS2 $\pm$ inputs can be calibrated to reduce errors due to external components for accurate telemetry.

## CS1 ADC for Primary Side Current

The CS1 pin is typically used for the monitoring and protection of the primary side current. The primary side current is sensed using a current transformer (CT). The input signal at the CS1 pin is fed into the CS1 ADC for current monitoring. Figure 29 shows the typical configuration for the current sense. The READ_IIN command reports the average input current; this reading is updated every 10.5 ms .


Figure 29. Current Sense 1 (CS1) Operation

## CS2 ADC for Secondary Side Current

The CS2+ and CS2- pins are differential inputs used for the monitoring and protection of the secondary side current. The ADP1055 supports differential sensing using low-side current sensing with two ranges for the ADC: 30 mV and 60 mV .
The low input range is used to operate in level shifting mode, when the CS2 terminals are connected directly to the shunt resistor (see Figure 30). In this mode, a pair of internal resistors and current sources are used to perform the necessary level shifting. In this mode, only low-side current sensing is possible, and the ADC range is programmable to 30 mV or 60 mV .


Figure 30. Differential Low-Side Sensing

An additional range of 480 mV (single-ended input only) can be used for high-side sensing or simply as an input with a higher range (see Figure 31). The high input range is used for operation in single-ended mode, where external circuitry must be provided for level shifting of the current signal.


Figure 31. Single-Ended High-Side Sensing
The READ_IOUT command reports the average output current; this reading is updated every 2.6 ms .

## ADCs FOR VOLTAGE SENSING

## VFF ADC for Input Voltage

The VFF pin is typically used for the monitoring and protection of the primary side voltage. Figure 32 shows a typical configuration for the feedforward circuit.


Figure 32. Feedforward Configuration

The input voltage signal can be sensed at the secondary winding of the isolation transformer before the output inductor and must be filtered by an RCD network to eliminate the voltage spike at the switch node (see Figure 32).

In nonisolated topologies, the VFF ADC is connected directly to the primary voltage via a resistive divider with some filtering to eliminate voltage spikes on the bulk capacitor when the power switch is turned on or off. The READ_VIN command reports the average input voltage; this reading is updated every 10.5 ms .

## VS ADC for Output Voltage

The VS $\pm$ pins of the ADP1055 are used for the monitoring, control, and protection of the power supply output. Typically, the output voltage is divided down using a resistive divider such that at the rated output, there is 1.0 V on the $\mathrm{VS} \pm$ pins. The READ_VOUT command reports the average output voltage; this reading is updated every 10.5 ms .

## ADCs FOR TEMPERATURE SENSING

For information about the temperature sensing ADCs, see the Temperature Sensing section.


[^0]:    ${ }^{1}$ Differential voltage from CS2+ to CS2-.
    ${ }^{2} \mathrm{f}_{\text {sw }}$ is the switching frequency set in Register $0 \times 33$.
    ${ }^{3}$ Endurance is qualified as per JEDEC Standard 22 , Method A117, and is measured at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$, and $+125^{\circ} \mathrm{C}$.
    ${ }^{4}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=85^{\circ} \mathrm{C}$ as per JEDEC Standard 22, Method A117. Retention lifetime derates with junction temperature.

