## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ANALOG Synchronous Buck Controller with DEVICES Constant On Time and Valley Current Mode

## **Data Sheet**

## ADP1878/ADP1879

## FEATURES

Power input voltage range: 2.95 V to 20 V **On-board bias regulator** Minimum output voltage: 0.6 V 0.6 V reference voltage with ±1.0% accuracy Supports all N-channel MOSFET power stages Available in 300 kHz, 600 kHz, and 1.0 MHz options No current sense resistor required Power saving mode (PSM) for light loads (ADP1879 only) **Resistor programmable current limit** Power good with internal pull-up resistor **Externally programmable soft start Thermal overload protection** Short-circuit protection Standalone precision enable input Integrated bootstrap diode for high-side drive Starts into a precharged output Available in a 14-lead LFCSP\_WD package

#### **APPLICATIONS**

Telecommunications and networking systems Mid-to-high end servers Set-top boxes DSP core power supplies

#### **GENERAL DESCRIPTION**

The ADP1878/ADP1879 are versatile current-mode, synchronous step-down controllers. They provide superior transient response, optimal stability, and current-limit protection by using a constant on time, pseudo fixed frequency with a programmable current-limit, current control scheme. These devices offer optimum performance at low duty cycles by using a valley, current-mode control architecture allowing the ADP1878/ADP1879 to drive all N-channel power stages to regulate output voltages to as low as 0.6 V.

The ADP1879 is the power saving mode (PSM) version of the device and is capable of pulse skipping to maintain output regulation while achieving improved system efficiency at light loads (see the ADP1879 Power Saving Mode (PSM) section for more information).

Available in three frequency options (300 kHz, 600 kHz, and 1.0 MHz) plus the PSM option, the ADP1878/ADP1879 are well suited for a wide range of applications that require a single input power supply range from 2.95 V to 20 V. Low voltage biasing is supplied via a 5 V internal low dropout regulator (LDO). In addition, soft start programmability is included to limit input inrush current from the input supply during startup and to provide reverse current protection during precharged output

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### **TYPICAL APPLICATIONS CIRCUIT**



conditions. The low-side current sense, current gain scheme and integration of a boost diode, together with the PSM/forced pulse-width modulation (PWM) option, reduce the external device count and improve efficiency.

The ADP1878/ADP1879 operate over the -40°C to +125°C junction temperature range and are available in a 14-lead LFCSP\_WD package.



Figure 2. ADP1878/ADP1879 Efficiency vs. Load Current (Vout = 1.8 V, 300 kHz)

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2012 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## TABLE OF CONTENTS

| Features                                    |
|---|
| Applications1                               |
| Typical Applications Circuit1               |
| General Description                         |
| Revision History 2                          |
| Specifications                              |
| Absolute Maximum Ratings 5                  |
| Thermal Resistance                          |
| ESD Caution                                 |
| Pin Configuration and Function Descriptions |
| Typical Performance Characteristics7        |
| Theory of Operation17                       |
| Block Diagram17                             |
| Startup                                     |
| Soft Start                                  |
| Precision Enable Circuitry                  |
| Undervoltage Lockout18                      |
| On-Board Low Dropout (LDO) Regulator18      |
| Thermal Shutdown19                          |
| Programming Resistor (RES) Detect Circuit   |
| Valley Current-Limit Setting19              |
| Hiccup Mode During Short Circuit            |
| Synchronous Rectifier21                     |
| ADP1879 Power Saving Mode (PSM)21           |
| Timer Operation                             |

## **REVISION HISTORY**

| 9/12—Rev. A to Rev. B            |
|----------------------------------|
| Changes to Table 720             |
| 6/12—Rev. 0 to Rev. A            |
| Changes to Table 13              |
| 7/11—Revision 0: Initial Version |

| Pseudo Fixed Frequency                           | 22 |
|--|----|
| Power-Good Monitoring                            | 23 |
| Applications Information                         | 24 |
| Feedback Resistor Divider                        | 24 |
| Inductor Selection                               | 24 |
| Output Ripple Voltage $(\Delta V_{RR})$          | 24 |
| Output Capacitor Selection                       | 24 |
| Compensation Network                             | 25 |
| Efficiency Consideration                         | 26 |
| Input Capacitor Selection                        | 27 |
| Thermal Considerations                           | 27 |
| Design Example                                   | 29 |
| External Component Recommendations               | 31 |
| Layout Considerations                            | 33 |
| IC Section (Left Side of Evaluation Board)       | 35 |
| Power Section                                    | 35 |
| Differential Sensing                             | 36 |
| Typical Application Circuits                     | 37 |
| 12 A, 300 kHz High Current Application Circuit   | 37 |
| 5.5 V Input, 600 kHz Current Application Circuit | 37 |
| 300 kHz High Current Application Circuit         | 38 |
| Packaging and Ordering Information               | 39 |
| Outline Dimensions                               | 39 |
| Ordering Guide                                   | 40 |

## **SPECIFICATIONS**

All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). VREG = 5 V, BST – SW = VREG –  $V_{RECT_{DROP}}$  (see Figure 40 to Figure 42). VIN = 12 V. The specifications are valid for  $T_J = -40^{\circ}$ C to +125°C, unless otherwise specified.

| Table  | 1  |
|--------|----|
| I able | 1. |

| Parameter  | Symbol                                     | Test Conditions/Comments  |       | Тур   | Max   | Unit  |
|--|--|---|-------|-------|-------|-------|
| POWER SUPPLY CHARACTERISTICS                         |  |   |       |       |       |       |
| High Input Voltage Range                             | VIN  | $C_{VIN} = 22 \mu\text{F}(25 \text{V rating})$ right at Pin 1 to PGND (Pin 11)  |       |       |       |       |
|  |  | ADP1878ACPZ-0.3-R7/ADP1879ACPZ-0.3-R7 (300 kHz)   | 2.95  | 12    | 20    | V     |
|  |  | ADP1878ACPZ-0.6-R7/ADP1879ACPZ-0.6-R7 (600 kHz)   | 2.95  | 12    | 20    | V     |
|  |  | ADP1878ACPZ-1.0-R7/ADP1879ACPZ-1.0-R7 (1.0 MHz)   | 3.25  | 12    | 20    | V     |
| Quiescent Current                                    | I <sub>Q_REG</sub> +<br>I <sub>O BST</sub> | FB = 1.5 V, no switching  |       | 1.1   |       | mA    |
| Shutdown Current                                     | I <sub>REG,SD</sub> +                      | EN < 600 mV   |       | 140   | 225   | μΑ    |
| Undervoltage Lockout                                 | UVLO                                       | Rising VIN (see Figure 35 for temperature variation)  |       | 2.65  |       | v     |
| UVLO Hysteresis                                      |  | Falling VIN from operational state  |       | 178   |       | mV    |
| INTERNAL REGULATOR                                   |  | Do not load VREG externally because it is intended to   |       |       |       |       |
| CHARACTERISTICS                                      |  | bias internal circuitry only  |       |       |       |       |
| VREG Operational Output Voltage                      | VREG                                       | $C_{VREG} = 4.7 \ \mu\text{F}$ to PGND, 0.22 \ \mu\{F} to GND, V <sub>IN</sub> = 2.95 V to 20 V                                       |       |       |       |       |
|  |  | ADP1878ACPZ-0.3-R7/ADP1879ACPZ-0.3-R7 (300 kHz)   | 2.75  | 5     | 5.5   | V     |
|  |  | ADP1878ACPZ-0.6-R7/ADP1879ACPZ-0.6-R7 (600 kHz)   | 2.75  | 5     | 5.5   | V     |
|  |  | ADP1878ACPZ-1.0-R7/ADP1879ACPZ-1.0-R7 (1.0 MHz)   | 3.05  | 5     | 5.5   | V     |
| VREG Output in Regulation                            |  | $V_{IN} = 7 V, 100 mA$  | 4.82  | 4.981 | 5.16  | V     |
| . 5  |  | $V_{IN} = 12 V, 100 \text{ mA}$   | 4.83  | 4.982 | 5.16  | v     |
| Load Regulation                                      |  | $0 \text{ mA to } 100 \text{ mA}, V_{IN} = 7 \text{ V}$   |       | 32    |       | mV    |
| 5  |  | 0 mA to 100 mA, $V_{IN} = 20 V$   |       | 34    |       | mV    |
| Line Regulation                                      |  | $V_{IN} = 7 V \text{ to } 20 V, 20 \text{ mA}$  |       | 1.8   |       | mV    |
| 5  |  | $V_{\rm IN} = 7  \text{V} \text{ to } 20  \text{V} \text{ 100 mA}$  |       | 2.0   |       | mV    |
| VIN to VREG Dropout Voltage                          |  | 100 mA out of VREG, $V_{\rm IN} \leq 5$ V   |       | 306   | 415   | mV    |
| Short VREG to PGND                                   |  | $V_{\rm int} = 20 \mathrm{V}$   |       | 229   | 320   | mA    |
| SOFT START   |  | Connect external capacitor from SS pin to GND.  |       |       |       |       |
| Soft Start Period Calculation                        |  | $C_{cc} = 10 \text{ nF/ms}$   |       | 10    |       | nF/ms |
| EBBOR AMPLIEER                                       |  | -55   |       |       |       | ,     |
| FB Regulation Voltage                                | V  | T. = 25°C   |       | 600   |       | mV    |
| i b negalation vonage                                | • FB                                       | $T_{r} = -40^{\circ}$ C to $+85^{\circ}$ C  | 596   | 600   | 604   | mV    |
|  |  | $T_{r} = -40^{\circ}$ C to +125°C   | 594.2 | 600   | 605.8 | mV    |
| Transconductance                                     | G  |   | 320   | 496   | 670   | uS    |
| FB Input Leakage Current                             | G <sub>m</sub>                             | FB = 0.6V FN = VRFG   | 520   | 1     | 50    | nA    |
|  | FB, LEAK                                   |   |       | -     | 50    | 11/ ( |
| Programming Resistor (RES)<br>Value from RES to PGND |  | $\text{RES} = 47 \text{ k}\Omega \pm 1\%$   | 2.7   | 3     | 3.3   | V/V   |
|  |  | $RES = 22 k\Omega \pm 1\%$  | 5.5   | 6     | 6.5   | V/V   |
|  |  | RES = none  | 11    | 12    | 13    | V/V   |
|  |  | $RES = 100 \text{ k}\Omega \pm 1\%$   | 22    | 24    | 26    | V/V   |
| SWITCHING FREQUENCY                                  |  | Typical values measured at 50% time points with 0 nF at DRVH and DRVL; maximum values are guaranteed by bench evaluation <sup>1</sup> |       |       |       |       |
| ADP1878ACPZ-0.3-R7/<br>ADP1879ACPZ-0.3-R7            |  |   |       | 300   |       | kHz   |
| On Time  |  | $V_{IN} = 5 V, V_{OUT} = 2 V, T_J = 25^{\circ}C$  | 1120  | 1200  | 1345  | ns    |
| Minimum On Time                                      |  | $V_{IN} = 20 V$   |       | 145   | 190   | ns    |
| Minimum Off Time                                     |  | 84% duty cycle (maximum)  |       | 340   | 400   | ns    |

|   |                         |   |      | -       |      |      |
|---|-------------------------|---|------|---------|------|------|
| Parameter                                 | Symbol                  | lest Conditions/Comments  | Min  | Тур     | мах  | Unit |
| ADP1878ACPZ-0.6-R7/<br>ADP1879ACPZ-0.6-R7 |                         |   |      | 600     |      | kHz  |
| On Time                                   |                         | $V_{IN} = 5 V, V_{OUT} = 2 V, T_J = 25^{\circ}C$  | 500  | 540     | 605  | ns   |
| Minimum On Time                           |                         | $V_{IN} = 20 \text{ V}, V_{OUT} = 0.8 \text{ V}$  |      | 82      | 110  | ns   |
| Minimum Off Time                          |                         | 65% duty cycle (maximum)  |      | 340     | 400  | ns   |
| ADP1878ACPZ-1.0-R7/<br>ADP1879ACPZ-1.0-R7 |                         |   |      | 1.0     |      | MHz  |
| On Time                                   |                         | $V_{IN} = 5 V, V_{OIIT} = 2 V, T_{I} = 25^{\circ}C$   | 285  | 312     | 360  | ns   |
| Minimum On Time                           |                         | $V_{IN} = 20 \text{ V}$   |      | 52      | 85   | ns   |
| Minimum Off Time                          |                         | 45% duty cycle (maximum)  |      | 340     | 400  | ns   |
| OUTPUT DRIVER CHARACTERISTICS             |                         |   |      |         |      |      |
| High-Side Driver                          |                         |   |      |         |      |      |
| Output Source Resistance                  |                         | $I_{source} = 1.5 \text{ A}, 100 \text{ ns}, \text{ positive pulse } (0 \text{ V to } 5 \text{ V})$       |      | 2.20    | 3    | Ω    |
| Output Sink Resistance                    |                         | $I_{\text{chirg}} = 1.5 \text{ A}$ . 100 ns. negative pulse (5 V to 0 V)                                  |      | 0.72    | 1    | Ω    |
| Rise Time <sup>2</sup>                    | t. DDM                  | $BST - SW = 4.4 V. C_{m} = 4.3 nF$ (see Figure 59)  |      | 25      |      | ns   |
| Fall Time <sup>2</sup>                    | t, DRVH                 | $BST - SW = 4.4 V$ , $C_{W} = 4.3 \text{ nF}$ (see Figure 60)   |      | 11      |      | ns   |
| Low-Side Driver                           | °T, DRVH                |   |      |         |      |      |
| Output Source Besistance                  |                         | $I_{1} = 15 \text{ A} (100 \text{ ps} \text{ positive pulse} (0 \text{ V to 5 V})$                        |      | 15      | 22   | 0    |
| Output Sink Resistance                    |                         | $I_{\text{SOURCE}} = 1.5 \text{ A} (100 \text{ ns}, \text{ pedative pulse} (0 \text{ V to } 3 \text{ V})$ |      | 0.7     | 1    | 0    |
| Bise Time <sup>2</sup>                    | t                       | $V_{\text{SINK}} = 5.0 \text{ V}$ C <sub>m</sub> = 4.3 nE (see Figure 60)                                 |      | 18      | •    | ns   |
| Fall Time <sup>2</sup>                    | <pre> •r,DRVL t. </pre> | $V_{\text{Reg}} = 5.0 \text{ V}, C_{\text{IN}} = 4.3 \text{ nF} (see Figure 50)$                          |      | 16      |      | ns   |
| Propagation Delays                        | <sup>4</sup> f,DRVL     | $v_{\text{Reg}} = 5.0$ v, $c_{\text{IN}} = 4.5$ m (see Figure 55)   |      | 10      |      | 115  |
| DR/I Fall to $DR/H$ Rise <sup>2</sup>     | +                       | RST = SW = 4.4 V (see Figure 59)  |      | 15 7    |      | nc   |
| $DP/H Eall to DP/H Rise^2$                | <pre> tpdhDRVH t </pre> | BST = SW = 4.4V (see Figure 59)   |      | 15.7    |      | nc   |
| SWL opkage Current                        | LtpdhDRVL               | PST = 25V = 4.4  (see Figure 60)  |      | 10      | 110  | 115  |
| Integrated Destifier                      | SWLEAK                  | $DST = 25$ V, $SVV = 20$ V, $V_{REG} = 5$ V   |      |         | 110  | μΑ   |
|   |                         | $1 - 10 m \Lambda$  |      | <b></b> |      | 0    |
|   |                         | $I_{SINK} = 10 \text{ mA}$  |      | 22.3    |      | Ω    |
| PRECISION ENABLE THRESHOLD                |                         |   | 605  | (24     |      |      |
| Logic High Level                          |                         | $V_{\rm IN} = 2.9$ V to 20 V, $V_{\rm REG} = 2.75$ V to 5.5 V   | 605  | 634     | 663  | mv   |
| Enable Hysteresis                         |                         | $V_{\rm IN} = 2.9$ V to 20 V, $V_{\rm REG} = 2.75$ V to 5.5 V   |      | 31      |      | mv   |
| COMP VOLIAGE                              |                         |   |      |         |      |      |
| COMP Clamp Low Voltage                    | V <sub>COMP(LOW)</sub>  | Tie EN pin to VREG to enable device<br>(2.75 V $\leq$ V <sub>REG</sub> $\leq$ 5.5 V)                      | 0.47 |         |      | V    |
| COMP Clamp High Voltage                   | V <sub>COMP(HIGH)</sub> | $(2.75 \text{ V} \le \text{V}_{\text{REG}} \le 5.5 \text{ V})$  |      |         | 2.55 | V    |
| COMP Zero Current Threshold               | V <sub>COMP_ZCT</sub>   | $(2.75 \text{ V} \le \text{V}_{\text{REG}} \le 5.5 \text{ V})$  |      | 1.10    |      | V    |
| THERMAL SHUTDOWN                          | T <sub>tmsd</sub>       |   |      |         |      |      |
| Thermal Shutdown Threshold                |                         | Rising temperature  |      | 155     |      | °C   |
| Thermal Shutdown Hysteresis               |                         |   |      | 15      |      | °C   |
| CURRENT LIMIT                             |                         |   |      |         |      |      |
| Hiccup Current-Limit Timing               |                         | COMP = 2.4 V  |      | 6       |      | ms   |
| OVERVOLTAGE AND POWER-<br>GOOD THRESHOLDS | PGOOD                   |   |      |         |      |      |
| FB Power-Good Threshold                   | FBPGD                   | V <sub>FR</sub> rising during system power up   |      | 542     | 566  | mV   |
| FB Power-Good Hysteresis                  | 100                     |   |      | 34      | 55   | mV   |
| FB Overvoltage Threshold                  | FBoy                    | $V_{\text{ER}}$ rising during overvoltage event, $I_{\text{RCOOD}} = 1 \text{ mA}$                        |      | 691     | 710  | mV   |
| FB Overvoltage Hysteresis                 |                         |   |      | 35      | 55   | mV   |
| PGOOD Low Voltage During Sink             | VRGOOD                  | $I_{PGOOD} = 1 \text{ mA}$  |      | 143     | 200  | mV   |
| PGOOD Leakage Current                     | 10000                   | PGOOD = 5 V   |      | 1       | 100  | nA   |

<sup>1</sup> The maximum specified values are with the closed loop measured at 10% to 90% time points (see Figure 59 and Figure 60), C<sub>GATE</sub> = 4.3 nF, and the high- and low-side MOSFETs being Infineon BSC042N03MS G. <sup>2</sup> Not automatic test equipment (ATE) tested.

#### **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

| Parameter                                   | Rating                   |
|---|--------------------------|
| VREG to PGND, GND                           | –0.3 V to +6 V           |
| VIN, EN, PGOOD to PGND                      | –0.3 V to +28 V          |
| FB, COMP, RES, SS to GND                    | -0.3 V to (VREG + 0.3 V) |
| DRVL to PGND                                | –0.3 V to (VREG + 0.3 V) |
| SW to PGND                                  | –2.0 V to +28 V          |
| BST to SW                                   | -0.6 V to (VREG + 0.3 V) |
| BST to PGND                                 | –0.3 V to +28 V          |
| DRVH to SW                                  | –0.3 V to VREG           |
| PGND to GND                                 | ±0.3 V                   |
| PGOOD Input Current                         | 35 mA                    |
| θ <sub>JA</sub> (14-Lead LFCSP_WD)          |                          |
| 4-Layer Board                               | 30°C/W                   |
| Operating Junction Temperature Range        | -40°C to +125°C          |
| Storage Temperature Range                   | -65°C to +150°C          |
| Soldering Conditions                        | JEDEC J-STD-020          |
| Maximum Soldering Lead Temperature (10 sec) | 300°C                    |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to PGND.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### **Boundary Condition**

In determining the values given in Table 2 and Table 3, natural convection is used to transfer heat to a 4-layer evaluation board.

#### Table 3. Thermal Resistance

| Package Type                       | θ」 | Unit |
|------------------------------------|----|------|
| θ <sub>JA</sub> (14-Lead LFCSP_WD) |    |      |
| 4-Layer Board                      | 30 | °C/W |

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### **Table 4. Pin Function Descriptions**

| Pin |          |   |
|-----|----------|---|
| No. | Mnemonic | Description   |
| 1   | VIN      | High-Side Input Voltage. Connect VIN to the drain of the high-side MOSFET.  |
| 2   | COMP     | Output of the Error Amplifier. Connect compensation network between this pin and AGND to achieve stability (see<br>the Compensation Network section).   |
| 3   | EN       | IC Enable. Connect EN to VREG to enable the IC. When pulled down to AGND externally, EN disables the IC.  |
| 4   | FB       | Noninverting Input of the Internal Error Amplifier. This is the node where the feedback resistor is connected.  |
| 5   | GND      | Analog Ground Reference Pin of the IC. Connect all sensitive analog components to this ground plane (see the Layout Considerations section).  |
| 6   | RES      | Current Sense Gain Resistor (External). Connect a resistor between the RES pin and GND (Pin 5).   |
| 7   | VREG     | Internal Regulator Supply Bias Voltage for the ADP1878/ADP1879 Controller (Includes the Output Gate Drivers). Connecting a bypass capacitor of 1 $\mu$ F directly from this pin to PGND and a 0.1 $\mu$ F capacitor across VREG and GND are recommended.                                    |
| 8   | SS       | Soft Start Input. Connect an external capacitor to GND to program the soft start period. There is a capacitance value of 10 nF for every 1 ms of soft start delay.  |
| 9   | PGOOD    | Open-Drain Power-Good Output. PGOOD sinks current when FB is out of regulation or during thermal shutdown. Connect a 3 k $\Omega$ resistor between PGOOD and VREG. Leave PGOOD unconnected if it is not used.   |
| 10  | DRVL     | Drive Output for the External Low-Side, N-Channel MOSFET. This pin also serves as the current sense gain setting pin (see Figure 69).   |
| 11  | PGND     | Power Ground. Ground for the low-side gate driver and low-side N-channel MOSFET.  |
| 12  | DRVH     | Drive Output for the External High-Side N-Channel MOSFET.   |
| 13  | SW       | Switch Node Connection.   |
| 14  | BST      | Bootstrap for the High-Side N-Channel MOSFET Gate Drive Circuitry. An internal boot rectifier (diode) is connected between VREG and BST. A capacitor from BST to SW is required. An external Schottky diode can also be connected between VREG and BST for increased gate drive capability. |
|     | EP       | Exposed Pad. Connect the exposed pad to the analog ground pin (GND).  |

## **TYPICAL PERFORMANCE CHARACTERISTICS**





**Data Sheet** 



#### 0.808 0.806 0.804 FREQUENCY (kHz) 0.802 0.800 0.798 0.796 0.794 +125°C V<sub>IN</sub> = 13V +25°C -40°C V<sub>IN</sub> = 16.5V 0.792 0 1000 2000 3000 4000 5000 6000 7000 8000 9000 10,000 <sup>5</sup> 0944 LOAD CURRENT (mA)

Figure 16. Output Voltage Accuracy—600 kHz,  $V_{OUT} = 0.8 V$ 



Figure 17. Output Voltage Accuracy—600 kHz, Vout = 1.8 V













16.5 <sup>52</sup>

09441

09441-026

10,000

15.5

8000

16.0







Figure 24. Switching Frequency vs. High Input Voltage, 600 kHz,  $V_{OUT} = 1.8 V$ ,  $V_{IN} Range = 13 V to 16.5 V$ 

14.6

V<sub>IN</sub> (V)

15.0

15.4

15.8 16.2

450

400

13.0

13.4

13.8 14.2 09441-024

#### 338 V<sub>IN</sub> = 13V +125°C +25°C -40°C $V_{IN} = 16.5V$ 334 330 326 FREQUENCY (kHz) 322 318 314 310 306 302 298 800 1600 2400 3200 4000 4800 5600 6400 7200 8000 8800 🖏 0 0944 LOAD CURRENT (mA)

Figure 28. Frequency vs. Load Current, 300 kHz,  $V_{OUT} = 7 V$ 



Figure 29. Frequency vs. Load Current, 600 kHz,  $V_{OUT} = 0.8 V$ 





Figure 31. Frequency vs. Load Current, 600 kHz,  $V_{OUT} = 5 V$ 













Figure 41. Internal Boost Rectifier Drop vs. VREG (Low Input Voltage) Over V<sub>IN</sub> Variation



Figure 42. Internal Boost Rectifier Drop vs. VREG



Figure 43. Low-Side MOSFET Body Diode Conduction Time vs. V<sub>REG</sub>



Figure 44. Power Saving Mode (PSM) Operational Waveform, 100 mA



Figure 45. PSM Waveform at Light Load, 500 mA











Figure 49. Negative Step During Heavy Load Transient Behavior—PSM Enabled, 12 A (See Figure 95 Application Circuit)



Figure 50. Load Transient Step—Forced PWM at Light Load, 12 A (See Figure 95 Application Circuit)



Figure 51. Positive Step During Heavy Load Transient Behavior—Forced PWM at Light Load, 12 A,  $V_{\rm OUT}$  = 1.8 V (See Figure 95 Application Circuit)



Figure 52. Negative Step During Heavy Load Transient Behavior—Forced PWM at Light Load, 12 A (See Figure 95 Application Circuit)



Figure 53. Output Short-Circuit Behavior Leading to Hiccup Mode



Figure 54. Magnified Waveform During Hiccup Mode



Figure 55. Start-Up Behavior at Heavy Load, 12 A, 300 kHz (See Figure 95 Application Circuit)



Figure 56. Power-Down Waveform During Heavy Load



Figure 57. Output Voltage Ripple Waveform During PSM Operation at Light Load, 2 A



Figure 58. Output Drivers and SW Node Waveforms



Figure 59. High-Side Driver Rising and Low-Side Falling Edge Waveforms ( $C_{IN}$  = 4.3 nF (High-/Low-Side MOSFET),  $Q_{TOTAL}$  = 27 nC ( $V_{GS}$  = 4.4 V (Q1),  $V_{GS}$  = 5 V (Q3))



Figure 60. High-Side Driver Falling and Low-Side Rising Edge Waveforms ( $C_{IN} = 4.3 \text{ nF}$  (High-/Low-Side MOSFET),  $Q_{TOTAL} = 27 \text{ nC}$  ( $V_{GS} = 4.4 \text{ V}$  (Q1),  $V_{GS} = 5 \text{ V}$  (Q3))













## THEORY OF OPERATION







The ADP1878/ADP1879 are versatile current-mode, synchronous step-down controllers that provide superior transient response, optimal stability, and current-limit protection by using a constant on time, pseudo fixed frequency with a programmable current sense gain, current control scheme. In addition, these devices offer

optimum performance at low duty cycles by using a valley, currentmode control architecture. This allows the ADP1878/ADP1879 to drive all N-channel power stages to regulate output voltages to as low as 0.6 V.

#### STARTUP

Each ADP1878/ADP1879 has an internal regulator (VREG) for biasing and supplying power for the integrated N-channel MOSFET drivers. Place a bypass capacitor directly across the VREG (Pin 7) and PGND (Pin 13) pins. Included in the powerup sequence is the biasing of the current sense amplifier, the current sense gain circuit (see the Programming Resistor (RES) Detect Circuit section), the soft start circuit, and the error amplifier.

The current sense blocks provide valley current information (see the Programming Resistor (RES) Detect Circuit section) and they are a variable of the compensation equation for loop stability (see the Compensation Network section). In a process performed by the RES detect circuit, the valley current information is extracted by forcing 0.4 V across the RES and PGND pins generating current. The current through the RES resistor is used to set the current sense amplifier gain (see the Programming Resistor (RES) Detect Circuit section). This process takes approximately 800  $\mu$ s, after which time the drive signal pulses appear at the DRVL and DRVH pins synchronously, and the output voltage begins to rise in a controlled manner through the soft start sequence.

The soft start and error amplifier blocks determine the rise time of the output voltage (see the Soft Start section). At the beginning of a soft start, the error amplifier charges the external compensation capacitor, causing the COMP pin to rise (see Figure 65). Tying the VREG pin to the EN pin via a pull-up resistor causes the voltage at the EN pin to rise above the enable threshold of 630 mV, thereby enabling the ADP1878/ADP1879.



#### SOFT START

The ADP1878 employs externally programmable, soft start circuitry that charges up a capacitor tied to the SS pin to GND. This prevents input inrush current through the external MOSFET from the input supply  $(V_{IN})$ . The output tracks the ramping voltage by producing PWM output pulses to the high-side MOSFET. The purpose is to limit the inrush current from the high voltage input supply  $(V_{IN})$  to the output  $(V_{OUT})$ .

#### PRECISION ENABLE CIRCUITRY

The ADP1878/ADP1879 have precision enable circuitry. The precision enable threshold is 630 mV including 30 mV of hysteresis (see Figure 66). Connecting the EN pin to GND disables the ADP1878/ADP1879, reducing the supply current of the device to approximately 140  $\mu$ A.



Figure 66. Connecting EN Pin to VREG via a Pull-Up Resistor to Enable the ADP1878/ADP1879

## UNDERVOLTAGE LOCKOUT

The undervoltage lockout (UVLO) feature prevents the device from operating both the high- and low-side N-channel MOSFETs at extremely low or undefined input voltage ( $V_{IN}$ ) ranges. Operation at an undefined bias voltage can result in the incorrect propagation of signals to the high-side power switches. This, in turn, results in invalid output behavior that can cause damage to the output devices, ultimately destroying the device tied at the output. The UVLO level is set at 2.65 V (nominal).

## **ON-BOARD LOW DROPOUT (LDO) REGULATOR**

The ADP1878/ADP1879 use an on-board LDO to bias the internal digital and analog circuitry. With proper bypass capacitors connected to the VREG pin (output of the internal LDO), this pin also provides power for the internal MOSFET drivers. It is recommended to float VREG if VIN is used for greater than 5.5 V operation. The minimum voltage at which bias is guaranteed to operate is 2.75 V at VREG (see Figure 67).



Figure 67. On-Board Regulator

For applications where VIN is decoupled from VREG, the minimum voltage at VIN must be 2.9 V. It is recommended to tie VIN and VREG together if the VIN pin is subjected to a 2.75 V rail.

| VIN                                     | VREG           | Comments  |
|---|----------------|---|
| >5.5 V                                  | Float          | Must use the LDO  |
| <5.5 V                                  | Connect to VIN | LDO drop voltage is not<br>realized (that is, if VIN = 2.75 V,<br>then VREG = 2.75 V) |
| <5.5 V                                  | Float          | LDO drop is realized  |
| VIN ranging<br>above and<br>below 5.5 V | Float          | LDO drop is realized, minimum<br>VIN recommendation is 2.95 V                         |

| Table 5. Power Input an | d LDO Output | Configurations |
|-------------------------|--------------|----------------|
|-------------------------|--------------|----------------|

#### THERMAL SHUTDOWN

Thermal shutdown is a protection feature that prevents the IC from damage caused by a very high operating junction temperature. If the junction temperature of the device exceeds 155°C, the device enters the thermal shutdown state. In this state, the device shuts off both the high- and low-side MOSFETs and disables the entire controller immediately, thus reducing the power consumption of the IC. The device resumes operation after the junction temperature of the device cools to less than 140°C.

#### **PROGRAMMING RESISTOR (RES) DETECT CIRCUIT**

Upon startup, one of the first blocks to become active is the RES detect circuit. This block powers up before soft start begins. It forces a 0.4 V reference value at the RES pin (see Figure 68) and is programmed to identify four possible resistor values: 47 k $\Omega$ , 22 k $\Omega$ , open, and 100 k $\Omega$ .

The RES detect circuit digitizes the value of the resistor at the RES pin (Pin 6). An internal ADC outputs a 2-bit digital code that is used to program four separate gain configurations in the current sense amplifier (see Figure 69). Each configuration corresponds to a current sense gain ( $A_{CS}$ ) of 3 V/V, 6 V/V, 12 V/V, or 24 V/V, respectively (see Table 6 and Table 7). This variable is used for the valley current-limit setting, which sets up the appropriate current sense gain for a given application and sets the compensation necessary to achieve loop stability (see the Valley Current-Limit Setting section and the Compensation Network section).





Figure 69. RES Detect Circuit for Current Sense Gain Programming

| Table 6. | Current | Sense | Gain | Programming |
|----------|---------|-------|------|-------------|
|----------|---------|-------|------|-------------|

| Resistor | Acs    |
|----------|--------|
| 47 kΩ    | 3 V/V  |
| 22 kΩ    | 6 V/V  |
| Open     | 12 V/V |
| 100 kΩ   | 24 V/V |

#### VALLEY CURRENT-LIMIT SETTING

The architecture of the ADP1878/ADP1879 is based on valley current-mode control. The current limit is determined by three components: the  $R_{ON}$  of the low-side MOSFET, the output voltage swing of the current sense amplifier, and the current sense gain. The output range of the current sense amplifier is internally fixed at 1.4 V. The current sense gain is programmable via an external resistor at the RES pin (see the Programming Resistor (RES) Detect Circuit section). The  $R_{ON}$  of the low-side MOSFET can vary over temperature and usually has a positive  $T_C$  (meaning that it increases with temperature); therefore, it is recommended to program the current sense, gain resistor based on the rated  $R_{ON}$  of the MOSFET at 125°C.

Because the ADP1878/ADP1879 are based on valley current control, the relationship between  $I_{\rm CLIM}$  and  $I_{\rm LOAD}$  is

$$I_{CLIM} = I_{LOAD} \times \left(1 - \frac{K_I}{2}\right)$$

where:

 $K_I$  is the ratio between the inductor ripple current and the desired average load current (see Figure 70).  $I_{CLIM}$  is the desired valley current limit.  $I_{LOAD}$  is the current load.

Establishing  $K_I$  helps to determine the inductor value (see the Inductor Selection section), but in most cases,  $K_I = 0.33$ .



Figure 70. Valley Current Limit to Average Current Relation

When the desired valley current limit ( $I_{CLIM}$ ) has been determined, the current sense gain can be calculated as follows:

$$I_{CLIM} = \frac{1.4 \text{ V}}{A_{CS} \times R_{ON}}$$

where:

 $R_{ON}$  is the channel impedance of the low-side MOSFET.  $A_{CS}$  is the current sense gain multiplier (see Table 6 and Table 7).

Although the ADP1878/ADP1879 have only four discrete current sense gain settings for a given  $R_{ON}$  variable, Table 7 and Figure 71 outline several available options for the valley current setpoint based on various  $R_{ON}$  values.

#### Table 7. Valley Current Limit Program (See Figure 71)

|      | Valley Current Level (A) <sup>1</sup> |                  |                   |                   |  |  |
|------|---------------------------------------|------------------|-------------------|-------------------|--|--|
| Ron  | 47 kΩ,                                | 22 kΩ,           | Open,             | 100 kΩ,           |  |  |
| (mΩ) | $A_{cs} = 3 V/V$                      | $A_{cs} = 6 V/V$ | $A_{cs} = 12 V/V$ | $A_{cs} = 24 V/V$ |  |  |
| 1.5  |                                       |                  |                   | 38.9              |  |  |
| 2    |                                       |                  |                   | 29.2              |  |  |
| 2.5  |                                       |                  |                   | 23.3              |  |  |
| 3    |                                       |                  | 39.0              | 19.5              |  |  |
| 3.5  |                                       |                  | 33.4              | 16.7              |  |  |
| 4.5  |                                       |                  | 26.0              | 13                |  |  |
| 5    |                                       |                  | 23.4              | 11.7              |  |  |
| 5.5  |                                       |                  | 21.25             | 10.6              |  |  |
| 10   |                                       | 23.3             | 11.7              | 5.83              |  |  |
| 15   | 31.0                                  | 15.5             | 7.75              | 3.87              |  |  |
| 18   | 26.0                                  | 13.0             | 6.5               | 3.25              |  |  |

<sup>1</sup> Blank cells are not applicable.





The valley current limit is programmed as listed in Table 7 and shown in Figure 71. The inductor that is chosen must be rated to handle the peak current, which is equal to the valley current from Table 7 plus the peak-to-peak inductor ripple current (see the Inductor Selection section). In addition, the peak current value must be used to compute the worst-case power dissipation in the MOSFETs (see Figure 72).



Figure 72. Valley Current-Limit Threshold in Relation to Inductor Ripple Current



Figure 73. Idle Mode Entry Sequence Due to Current-Limit Violation

#### **HICCUP MODE DURING SHORT CIRCUIT**

A current-limit violation occurs when the current across the source and drain of the low-side MOSFET exceeds the current-limit setpoint. When 32 current-limit violations are detected, the controller enters idle mode and turns off the MOSFETs for 6 ms, allowing the converter to cool down. Then, the controller reestablishes soft start and begins to cause the output to ramp up again (see Figure 73). While the output ramps up, the current sense amplifier output is monitored to determine if the violation is still present. If it is still present, the idle event occurs again, followed by the full chip, power-down sequence. This cycle continues until the violation no longer exists. If the violation disappears, the converter is allowed to switch normally, maintaining regulation.

#### SYNCHRONOUS RECTIFIER

The ADP1878/ADP1879 employ internal MOSFET drivers for the external high- and low-side MOSFETs. The low-side synchronous rectifier not only improves overall conduction efficiency, but it also ensures proper charging of the bootstrap capacitor located at the high-side driver input. This is beneficial during startup to provide sufficient drive signal to the external high-side MOSFET and to attain fast turn-on response, which is essential for minimizing switching losses. The integrated highand low-side MOSFET drivers operate in complementary fashion with built-in anti cross conduction circuitry to prevent unwanted shoot through current that may potentially damage the MOSFETs or reduce efficiency because of excessive power loss.

#### ADP1879 POWER SAVING MODE (PSM)

A power saving mode is provided in the ADP1879. The ADP1879 operates in the discontinuous conduction mode (DCM) and pulse skips at light to medium load currents. The controller outputs pulses as necessary to maintain output regulation. Unlike the continuous conduction mode (CCM), DCM operation prevents negative current, thus allowing improved system efficiency at light loads. Current in the reverse direction through this pathway, however, results in power dissipation and, therefore, a decrease in efficiency.



Figure 74. Discontinuous Mode of Operation (DCM)

To minimize the chance of negative inductor current buildup, an on-board zero-cross comparator turns off all high- and lowside switching activities when the inductor current approaches the zero current line, causing the system to enter idle mode, where the high- and low-side MOSFETs are turned off. To ensure idle mode entry, a 10 mV offset, connected in series at the SW node, is implemented (see Figure 75).



Figure 75. Zero-Cross Comparator with 10 mV of Offset

As soon as the forward current through the low-side MOSFET decreases to a level where

 $10 \text{ mV} = I_{Q2} \times R_{ON(Q2)}$ 

the zero-cross comparator (or  $I_{REV}$  comparator) emits a signal to turn off the low-side MOSFET. From this point, the slope of the inductor current ramping down becomes steeper (see Figure 76) as the body diode of the low-side MOSFET begins to conduct current and continues conducting current until the remaining energy stored in the inductor has been depleted.



Figure 76. 10 mV Offset to Ensure Prevention of Negative Inductor Current The system remains in idle mode until the output voltage drops below regulation. Next, a PWM pulse is produced, turning on the high-side MOSFET to maintain system regulation. The ADP1879 does not have an internal clock; it switches purely as a hysteretic controller, as described in this section.

#### TIMER OPERATION

The ADP1878/ADP1879 employ a constant on-time architecture, which provides a variety of benefits, including improved load and line transient response when compared with a constant (fixed) frequency current-mode control loop of comparable loop design. The constant on-time timer, or  $t_{ON}$  timer, senses the high-side input voltage ( $V_{IN}$ ) and the output voltage ( $V_{OUT}$ ) using SW waveform information to produce an adjustable one shot PWM pulse. The pulse varies the on-time of the high-side MOSFET in response to dynamic changes in input voltage, output voltage, and load current conditions to maintain output regulation. The timer generates an on-time ( $t_{ON}$ ) pulse that is inversely proportional to  $V_{IN}$ .

$$t_{ON} = K \times \frac{V_{OUT}}{V_{IN}}$$

where *K* is a constant that is trimmed using an RC timer product for the 300 kHz, 600 kHz, and 1.0 MHz frequency options.



Figure 77. Constant On-Time Time

The constant on-time  $(t_{\rm ON})$  is not strictly constant because it varies with  $V_{\rm IN}$  and  $V_{\rm OUT}.$  However, this variation occurs in such a way as to keep the switching frequency virtually independent of  $V_{\rm IN}$  and  $V_{\rm OUT}.$ 

The  $t_{ON}$  timer uses a feedforward technique that, when applied to the constant on-time control loop, makes it a pseudo fixed frequency to a first-order approximation.

Second-order effects, such as dc losses in the external power MOSFETs (see the Efficiency Consideration section), cause some variation in frequency vs. load current and line voltage. These effects are shown in Figure 23 to Figure 34. The variations in frequency are much reduced compared with the variations generated if the feedforward technique is not used.

The feedforward technique establishes the following relationship:

$$f_{SW} = \frac{1}{K}$$

where  $f_{SW}$  is the controller switching frequency (300 kHz, 600 kHz, and 1.0 MHz).

The  $t_{\rm ON}$  timer senses  $V_{\rm IN}$  and  $V_{\rm OUT}$  to minimize frequency variation as previously explained. This provides pseudo fixed frequency as explained in the Pseudo Fixed Frequency section. To allow headroom for  $V_{\rm IN}$  and  $V_{\rm OUT}$  sensing, adhere to the following equations:

$$V_{REG} \ge V_{IN}/8 + 1.5$$

 $V_{REG} \ge V_{OUT}/4$ 

For typical applications where  $V_{\text{REG}}$  is 5 V, these equations are not relevant; however, for lower  $V_{\text{REG}}$  inputs, care may be required.

#### **PSEUDO FIXED FREQUENCY**

The ADP1878/ADP1879 employ a constant on-time control scheme. During steady state operation, the switching frequency stays relatively constant, or pseudo fixed. This is due to the one shot  $t_{ON}$  timer that produces a high-side PWM pulse with a fixed duration, given that external conditions such as input voltage, output voltage, and load current are also at steady state. During load transients, the frequency momentarily changes for the duration of the transient event so that the output comes back within regulation quicker than if the frequency were fixed, or if it were to remain unchanged. After the transient event is complete, the frequency returns to a pseudo fixed value.

To illustrate this feature more clearly, this section describes one such load transient event—a positive load step—in detail. During load transient events, the high-side driver output pulse width stays relatively consistent from cycle to cycle; however, the off time (DRVL on time) dynamically adjusts according to the instantaneous changes in the external conditions mentioned.

When a positive load step occurs, the error amplifier (out of phase with the output,  $V_{OUT}$ ) produces new voltage information at its output (COMP). In addition, the current sense amplifier senses new inductor current information during this positive load transient event. The output voltage reaction of the error amplifier is compared with the new inductor current information that sets the start of the next switching cycle. Because current information is produced from valley current sensing, it is sensed at the down ramp of the inductor current, whereas the voltage loop information

is sensed through the counter action upswing of the output (COMP) of the error amplifier.

The result is a convergence of these two signals (see Figure 78), which allows an instantaneous increase in switching frequency during the positive load transient event. In summary, a positive load step causes  $V_{OUT}$  to transient down, which causes COMP to transient up and, therefore, shortens the off time. This resulting increase in frequency during a positive load transient helps to quickly bring  $V_{OUT}$  back up in value and within the regulation window.

Similarly, a negative load step causes the off time to lengthen in response to  $V_{OUT}$  rising. This effectively increases the inductor demagnetizing phase, helping to bring  $V_{OUT}$  within regulation. In this case, the switching frequency decreases, or experiences a foldback, to help facilitate output voltage recovery.

Because the ADP1878/ADP1879 have the ability to respond rapidly to sudden changes in load demand, the recovery period in which the output voltage settles back to its original steady state operating point is much quicker than it would be for a fixed frequency equivalent. Therefore, using a pseudo fixed frequency results in significantly better load transient performance compared to using a fixed frequency.



## **POWER-GOOD MONITORING**

The ADP1878/ADP1879 power-good circuitry monitors the output voltage via the FB pin. The PGOOD pin is an opendrain output that can be pulled up by an external resistor to a voltage rail that does not necessarily have to be VREG. When the internal NMOS switch is in high impedance (off state), this means that the PGOOD pin is logic high and the output voltage via the FB pin is within the specified regulation window. When the internal switch is turned on, PGOOD is internally pulled low when the output voltage via the FB pin is outside this regulation window.

The power-good window is defined with a typical upper specification of +90 mV and a lower specification of -70 mV below the FB voltage of 600 mV. When an overvoltage event occurs at the output, there is a typical propagation delay of 12 µs prior to the deassertion (logic low) of the PGOOD pin. When the output voltage reenters the regulation window, there is a propagation delay of 12 µs prior to PGOOD reasserting back to a logic high state. When the output is outside the regulation window, the PGOOD open-drain switch is capable of sinking 1 mA of current and providing 140 mV of drop across this switch. The user is free to tie the external pull-up resistor ( $R_{RES}$ ) to any voltage rail up to 20 V. The following equation provides the proper external pull-up resistor value:

$$R_{PGD} = \frac{V_{EXT} - 140 \text{ mV}}{1 \text{ mA}}$$

where:

 $R_{PGD}$  is the PGOOD external resistor.  $V_{EXT}$  is a user chosen voltage rail.



Figure 80. Power-Good Timing Diagram, t<sub>PGD</sub> = 12 μs (Diagram May Look Disproportionate For Illustration Purposes)

## APPLICATIONS INFORMATION FEEDBACK RESISTOR DIVIDER

The required resistor divider network can be determined for a given  $V_{OUT}$  value because the internal band gap reference ( $V_{REF}$ ) is fixed at 0.6 V. Selecting values for  $R_T$  and  $R_B$  determine the minimum output load current of the converter. Therefore, for a given value of  $R_B$ , the  $R_T$  value can be determined through the following expression:

$$R_T = R_B \times \frac{(V_{OUT} - 0.6 \text{ V})}{0.6 \text{ V}}$$

## **INDUCTOR SELECTION**

The inductor value is inversely proportional to the inductor ripple current. The peak-to-peak ripple current is given by

$$\Delta I_L = K_I \times I_{LOAD} \approx \frac{I_{LOAD}}{3}$$

where  $K_I$  is typically 0.33.

The equation for the inductor value is given by

$$L = \frac{(V_{IN} - V_{OUT})}{\Delta I_L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

where:

 $V_{IN}$  is the high voltage input.

 $V_{OUT}$  is the desired output voltage.

 $f_{SW}$  is the controller switching frequency (300 kHz, 600 kHz, and 1.0 MHz).

When selecting the inductor, choose an inductor saturation rating that is above the peak current level, and then calculate the inductor current ripple (see the Valley Current-Limit Setting section and Figure 81).



Figure 81. Peak Inductor Current vs. Valley Current Limit for 33%, 40%, and 50% of Inductor Ripple Current

| Table 8. Recommended Inductors |  |
|--------------------------------|--|
|--------------------------------|--|

| L<br>(μH) | DCR<br>(mΩ) | I <sub>SAT</sub><br>(A) | Dimensions<br>(mm) | Manufacturer | Model<br>Number |
|-----------|-------------|-------------------------|--------------------|--------------|-----------------|
| 0.12      | 0.33        | 55                      | 10.2 × 7           | Würth Elek.  | 744303012       |
| 0.22      | 0.33        | 30                      | 10.2 × 7           | Würth Elek.  | 744303022       |
| 0.47      | 0.8         | 50                      | 14.2 × 12.8        | Würth Elek.  | 744355147       |
| 0.72      | 1.65        | 35                      | 10.5 × 10.2        | Würth Elek.  | 744325072       |
| 0.9       | 1.6         | 32                      | 14×12.8            | Würth Elek.  | 744318120       |
| 1.2       | 1.8         | 25                      | 10.5 × 10.2        | Würth Elek.  | 744325120       |
| 1.0       | 3.8         | 16                      | 10.2 × 10.2        | Würth Elek.  | 7443552100      |
| 1.4       | 3.2         | 24                      | 14×12.8            | Würth Elek.  | 744318180       |
| 2.0       | 2.6         | 23                      | 10.2 × 10.2        | Würth Elek.  | 7443551200      |
| 0.8       |             | 27.5                    |                    | Sumida       | CEP125U-0R8     |

## OUTPUT RIPPLE VOLTAGE ( $\Delta V_{RR}$ )

The output ripple voltage is the ac component of the dc output voltage during steady state. For a ripple error of 1.0%, the output capacitor value needed to achieve this tolerance can be determined using the following equation. (Note that an accuracy of 1.0% is possible during steady state conditions only, not during load transients.)

 $\Delta V_{RR} = (0.01) \times V_{OUT}$ 

#### **OUTPUT CAPACITOR SELECTION**

The primary objective of the output capacitor is to facilitate the reduction of the output voltage ripple; however, the output capacitor also assists in the output voltage recovery during load transient events. For a given load current step, the output voltage ripple generated during this step event is inversely proportional to the value chosen for the output capacitor. The speed at which the output voltage settles during this recovery period depends on where the crossover frequency (loop bandwidth) is set. This crossover frequency is determined by the output capacitor, the equivalent series resistance (ESR) of the capacitor, and the compensation network.

To calculate the small signal voltage ripple (output ripple voltage) at the steady state operating point, use the following equation:

$$C_{OUT} = \Delta I_L \times \left(\frac{1}{8 \times f_{SW} \times [\Delta V_{RIPPLE} - (\Delta I_L \times ESR)]}\right)$$

where *ESR* is the equivalent series resistance of the output capacitors.

To calculate the output load step, use the following equation:

$$C_{OUT} = 2 \times \frac{\Delta I_{LOAD}}{f_{SW} \times \left(\Delta V_{DROOP} - (\Delta I_{LOAD} \times ESR)\right)}$$

where  $\Delta V_{DROOP}$  is the amount that  $V_{OUT}$  is allowed to deviate for a given positive load current step ( $\Delta I_{LOAD}$ ).

Ceramic capacitors are known to have low ESR. However, there is a trade-off in using the popular X5R capacitor technology because as much as 80% of its capacitance may be lost due to derating as the voltage applied across the capacitor is increased (see Figure 82). Although X7R series capacitors can also be used, the available selection is limited to 22  $\mu$ F maximum.



Figure 82. Capacitance vs. DC Voltage Characteristics for Ceramic Capacitors

Electrolytic capacitors satisfy the bulk capacitance requirements for most high current applications. However, because the ESR of electrolytic capacitors is much higher than that of ceramic capacitors, mount several MLCCs in parallel with the electrolytic capacitors to reduce the overall series resistance.

#### **COMPENSATION NETWORK**

Due to its current-mode architecture, the ADP1878/ADP1879 require Type II compensation. To determine the component values needed for compensation (resistance and capacitance values), it is necessary to examine the overall loop gain (H) of the converter at the unity-gain frequency ( $f_{sw}$ /10) when H = 1 V/V:

$$H = 1 \text{ V/V} = G_M \times G_{CS} \times \frac{V_{REF}}{V_{OUT}} \times Z_{COMP} \times Z_{FILT}$$

Examining each variable at high frequency enables the unitygain transfer function to be simplified to provide expressions for the  $R_{COMP}$  and  $C_{COMP}$  component values.

#### Output Filter Impedance $(Z_{FILT})$

Examining the transfer function of the filter at high frequencies simplifies to

$$Z_{FILTER} = R_L \times \frac{1 + s \times ESR \times C_{OUT}}{1 + s(R_L + ESR)C_{OUT}}$$

at the crossover frequency (s =  $2\pi f_{CROSS}$ ). ESR is the equivalent series resistance of the output capacitors.

#### Error Amplifier Output Impedance (Z<sub>COMP</sub>)

Assuming  $C_{C2}$  is significantly smaller than  $C_{COMP}$ ,  $C_{C2}$  can be omitted from the output impedance equation of the error amplifier. The transfer function simplifies to

$$Z_{COMP} = \frac{R_{COMP}}{f_{CROSS}} \times \sqrt{f_{CROSS}^2 + f_{ZERO}^2}$$

and

$$f_{CROSS} = \frac{1}{12} \times f_{SW}$$

where  $f_{ZERO}$ , the zero frequency, is set to be  $1/4^{\text{th}}$  of the crossover frequency for the ADP1878.

#### Error Amplifier Gain (G<sub>m</sub>)

The error amplifier gain (transconductance) is

 $G_{\rm m} = 500 \ \mu {\rm A/V} \ (\mu {\rm s})$ 

#### Current-Sense Loop Gain (G<sub>cs</sub>)

The current-sense loop gain is

$$G_{CS} = \frac{1}{A_{CS} \times R_{ON}} (A/V)$$

where:

 $A_{CS}$  (V/V) is programmable for 3 V/V, 6 V/V, 12 V/V, and 24 V/V (see the Programming Resistor (RES) Detect Circuit and Valley Current-Limit Setting sections).

 $R_{ON}$  is the channel impedance of the low-side MOSFET.

#### **Crossover Frequency**

The crossover frequency is the frequency at which the overall loop (system) gain is 0 dB (H = 1 V/V). It is recommended for current-mode converters, such as the ADP1878, that the user set the crossover frequency between  $1/10^{th}$  and  $1/15^{th}$  of the switching frequency.

$$f_{CROSS} = \frac{1}{12} f_{SW}$$

The relationship between  $C_{\mbox{\tiny COMP}}$  and  $f_{\mbox{\tiny ZERO}}$  (zero frequency) is as follows:

$$f_{ZERO} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}}$$

The zero frequency is set to  $1/4^{\text{th}}$  of the crossover frequency.

Combining all of the above parameters results in

$$R_{COMP} = \frac{f_{CROSS}}{\sqrt{f_{CROSS}^2 + f_{ZERO}^2}} \times \frac{\sqrt{1^2 + (s(R_L + ESR)C_{OUT})^2}}{\sqrt{1^2 + (s \times ESR \times C_{OUT})^2}} \times \frac{1}{R_L} \times \frac{V_{OUT}}{V_{REF}} \times \frac{1}{G_M G_{CS}}$$

where ESR is the equivalent series resistance of the output capacitors.

$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{ZERO}}$$