## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Selectable 2-, 3-, or 4-phase operation at up to 1 MHz per phase
$\pm 7.7 \mathrm{mV}$ worst-case differential sensing error over temperature
Logic-level PWM outputs for interface to external high power drivers
Fast enhanced PWM (FEPWM) flex mode for excellent load transient performance
Active current balancing between all output phases
Built-in power-good/crowbar blanking supports on-the-fly VID code changes
Digitally programmable 0.5 V to 1.6 V output supports both VR10.x and VR11 specifications
Programmable short-circuit protection with programmable latch-off delay

## APPLICATIONS

Desktop PC power supplies for next generation Intel ${ }^{\oplus}$ processors VRM modules


The ADP3198A also includes programmable no load offset and slope functions to adjust the output voltage as a function of the load current, optimally positioning it for a system transient. In addition, the ADP3198A provides accurate and reliable shortcircuit protection, adjustable current limiting, and a delayed power-good output that accommodates on-the-fly output voltage changes requested by the CPU.
The ADP3198A has a built-in shunt regulator that allows the part to be connected to the 12 V system supply through a series resistor. The ADP3198A is specified over the extended commercial temperature range of $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ and is available in a 40-lead LFCSP.

[^0]
## Rev. 0

## ADP3198A

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Test Circuits ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 9
Theory of Operation ..... 10
Start-Up Sequence ..... 10
Phase Detection Sequence ..... 10
Master Clock Frequency ..... 11
Output Voltage Differential Sensing ..... 11
Output Current Sensing ..... 11
Active Impedance Control Mode ..... 11
Current Control Mode and Thermal Balance ..... 11
Voltage Control Mode ..... 12
Current Reference ..... 12
Fast Enhanced PWM Mode ..... 12
Delay Timer ..... 12
Soft Start ..... 12
Current-Limit, Short-Circuit, and Latch-Off Protection ..... 13
Dynamic VID ..... 13
Power-Good Monitoring ..... 14
Output Crowbar ..... 14
Output Enable and UVLO ..... 14
Thermal Monitoring ..... 14
Application Information ..... 19
Setting the Clock Frequency ..... 19
Soft Start Delay Time ..... 19
Current-Limit Latch-Off Delay Times ..... 19
Inductor Selection ..... 19
Current Sense Amplifier ..... 20
Inductor DCR Temperature Correction ..... 21
Output Offset ..... 22
Cout Selection ..... 22
Power MOSFETs ..... 23
Ramp Resistor Selection ..... 24
COMP Pin Ramp ..... 25
Current-Limit Setpoint ..... 25
Feedback Loop Compensation Design ..... 25
$\mathrm{C}_{\text {IN }}$ Selection and Input Current di/dt Reduction ..... 27
Thermal Monitor Design ..... 27
Shunt Resistor Design ..... 28
Tuning the ADP3198A ..... 28
Layout and Component Placement ..... 30
Outline Dimensions ..... 31
Ordering Guide ..... 31

## REVISION HISTORY

## 5/07—Revision 0: Initial Version

## SPECIFICATIONS

VCC $=5 \mathrm{~V}, \mathrm{FBRTN}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. ${ }^{1}$
Table 1.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE CURRENT Reference Bias Voltage Reference Bias Current | $\begin{aligned} & \mathrm{V}_{\text {IREF }} \\ & \mathrm{I}_{\text {IREF }} \\ & \hline \end{aligned}$ | $\mathrm{R}_{\text {IREF }}=100 \mathrm{k} \Omega$ | 14.25 | 1.5 15 | 15.75 | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| ERROR AMPLIFIER <br> Output Voltage Range ${ }^{2}$ <br> Accuracy <br> Load Line Positioning Accuracy <br> Differential Nonlinearity <br> Input Bias Current <br> FBRTN Current <br> Output Current <br> Gain Bandwidth Product <br> Slew Rate <br> LLSET Input Voltage Range <br> LLSET Input Bias Current <br> Boot Voltage Hold Time | $V_{\text {comp }}$ <br> $V_{\text {fb }}$ <br> $\mathrm{V}_{\text {FB(BOOT) }}$ <br> Ifb <br> Ifbrtn <br> Icomp <br> $\mathrm{GBW}_{\text {(ERR) }}$ <br> V liset <br> llıset <br> $\mathrm{t}_{\text {воот }}$ | Relative to nominal DAC output, referenced to FBRTN, LLSET = CSREF (see Figure 2) <br> In startup $\text { CSREF - LLSET }=80 \mathrm{mV}$ $I_{F B}=I_{\text {IREF }}$ <br> FB forced to Vout - 3\% $\begin{aligned} & C O M P=F B \\ & C O M P=F B \end{aligned}$ <br> Relative to CSREF $C_{\text {DELAY }}=10 \mathrm{nF}$ | $\begin{aligned} & -7.7 \\ & 1.092 \\ & -78 \\ & -1 \\ & 13.5 \\ & \\ & \\ & -250 \\ & -10 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & -80 \\ & 15 \\ & 65 \\ & 500 \\ & 20 \\ & 25 \\ & \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.4 \\ & +7.7 \\ & 1.108 \\ & -82 \\ & +1 \\ & 16.5 \\ & 200 \\ & \\ & \\ & +250 \\ & +10 \end{aligned}$ | V <br> mV <br> V <br> mV <br> LSB <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> mV <br> nA <br> ms |
| VID INPUTS <br> Input Low Voltage <br> Input High Voltage <br> Input Current <br> VID Transition Delay Time ${ }^{2}$ <br> No CPU Detection Turn-Off Delay Time ${ }^{2}$ | $\mathrm{V}_{\text {IL(VID) }}$ <br> ViH(VID) <br> In(VID) | VID(X), VIDSEL <br> VID(X), VIDSEL <br> VID code change to FB change <br> VID code change to PWM going low | $\begin{aligned} & 0.8 \\ & 400 \\ & 5 \end{aligned}$ | -1 | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{~ns} \\ & \mu \mathrm{~s} \end{aligned}$ |
| OSCILLATOR <br> Frequency Range ${ }^{2}$ <br> Frequency Variation <br> Output Voltage RAMPADJ Output Voltage RAMPADJ Input Current Range | fosc <br> $f_{\text {PHASE }}$ <br> $V_{\text {RT }}$ <br> $V_{\text {rampadj }}$ <br> IrampadJ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=205 \mathrm{k} \Omega, 4 \text {-phase } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=118 \mathrm{k} \Omega, 4 \text {-phase } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=55 \mathrm{k} \Omega, 4 \text {-phase } \\ & \mathrm{R}_{\mathrm{T}}=205 \mathrm{k} \Omega \text { to } \mathrm{GND} \\ & \text { RAMPADJ - FB } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 180 \\ & \\ & 1.9 \\ & -50 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 400 \\ & 800 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4 \\ & 220 \\ & \\ & 2.1 \\ & +50 \\ & 50 \end{aligned}$ | MHz <br> kHz <br> kHz <br> kHz <br> V <br> mV <br> $\mu \mathrm{A}$ |
| CURRENT SENSE AMPLIFIER <br> Offset Voltage <br> Input Bias Current <br> Gain Bandwidth Product <br> Slew Rate <br> Input Common-Mode Range <br> Output Voltage Range <br> Output Current <br> Current Limit Latch-Off Delay Time <br> IMON Output | Vos(CSA) Iblas(cssum) GBW (CSA) <br> Icscomp toc(delay) IMON | CSSUM - CSREF (see Figure 3) $\begin{aligned} & \text { CSSUM }=\text { CSCOMP } \\ & \text { CCSCOMP }=10 \mathrm{pF} \\ & \text { CSSUM and CSREF } \end{aligned}$ $\begin{aligned} & C_{\text {DELAY }}=10 \mathrm{nF} \\ & 10 \times(\text { CSREF }- \text { CSCOMP })>50 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -10 \\ & 0 \\ & 0.05 \\ & -6 \end{aligned}$ | 10 <br> 10 $500$ <br> 8 | $\begin{aligned} & +1.0 \\ & +10 \\ & \\ & 3.5 \\ & 3.5 \\ & \\ & +6 \\ & \hline \end{aligned}$ | mV <br> nA <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> ms <br> \% |
| CURRENT BALANCE AMPLIFIER <br> Common-Mode Range <br> Input Resistance <br> Input Current <br> Input Current Matching | $\mathrm{V}_{\mathrm{sw}(\mathrm{X}) \mathrm{CM}}$ <br> Rsw(x) <br> ISW(X) <br> $\Delta l_{\mathrm{sw}(\mathrm{X})}$ | $\begin{aligned} & S W(X)=0 V \\ & S W(X)=0 V \\ & S W(X)=0 V \end{aligned}$ | $\begin{aligned} & -600 \\ & 10 \\ & 8 \\ & -4 \end{aligned}$ | $\begin{aligned} & 17 \\ & 12 \end{aligned}$ | $\begin{aligned} & +200 \\ & 26 \\ & 20 \\ & +4 \end{aligned}$ | mV <br> $\mathrm{k} \Omega$ <br> $\mu \mathrm{A}$ <br> \% |
| CURRENT-LIMIT COMPARATOR ILIMIT Bias Current | ІІıмт | ILIMit $=2 / 3 \times 1$ ligef | 9 | 10 | 11 | $\mu \mathrm{A}$ |

Rev. $0 \mid$ Page 3 of 32

## ADP3198A

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILIMIT Voltage Maximum Output Voltage Current-Limit Threshold Voltage Current-Limit Setting Ratio | VІІміт <br> VCL |  | $\begin{aligned} & 1.09 \\ & 3 \\ & 80 \end{aligned}$ | $\begin{aligned} & 1.21 \\ & 100 \\ & 82.6 \end{aligned}$ | $\begin{aligned} & 1.33 \\ & 125 \end{aligned}$ | V <br> V <br> mV <br> $\mathrm{mV} / \mathrm{N}$ |
| DELAY TIMER <br> Normal Mode Output Current Output Current in Current Limit Threshold Voltage | Idelay <br> Idelay(cl) <br> $\mathrm{V}_{\text {Delay(th) }}$ | $\begin{aligned} & I_{\text {deLay }}=\mathrm{I}_{\text {ReF }} \\ & \mathrm{I}_{\mathrm{DELAYY(LL)}}=0.25 \times \mathrm{I}_{\text {IREF }} \end{aligned}$ | $\begin{aligned} & 12 \\ & 3.0 \\ & 1.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15 \\ & 3.75 \\ & 1.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 4.5 \\ & 1.8 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V |
| SOFT START Output Current | Iss | During startup, Iss = liger | 12 | 15 | 18 | $\mu \mathrm{A}$ |
| ENABLE INPUT <br> Threshold Voltage Hysteresis Input Current Delay Time | $\mathrm{V}_{\mathrm{Th} \text { (EN) }}$ <br> $\mathrm{V}_{\text {HYs(EN) }}$ <br> linen) <br> $\mathrm{t}_{\mathrm{DELAY}(E \mathrm{~N})}$ | $\mathrm{EN}>950 \mathrm{mV}, \mathrm{CdeLay}=10 \mathrm{nF}$ | $\begin{aligned} & 800 \\ & 80 \end{aligned}$ | $\begin{aligned} & 850 \\ & 100 \\ & -1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 900 \\ & 125 \end{aligned}$ | mV <br> mV <br> $\mu \mathrm{A}$ <br> ms |
| $\overline{\overline{O D}}$ OUTPUT <br> Output Low Voltage Output High Voltage $\overline{\mathrm{OD}}$ Pull-Down Resistor | $\begin{aligned} & \text { Vol(ID) } \\ & \text { Voн(이) } \end{aligned}$ |  | 4 | $\begin{aligned} & 160 \\ & 5 \\ & 60 \end{aligned}$ | 500 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| THERMAL THROTTLING CONTROL <br> TTSENSE Voltage Range <br> TTSENSE Bias Current <br> TTSENSE VRFAN Threshold Voltage TTSENSE VRHOT Threshold Voltage TTSENSE Hysteresis VRFAN Output Low Voltage VRHOT Output Low Voltage | Volvifan) <br> Volvehot) | Internally limited $\begin{aligned} & \operatorname{IVRFAN(SINK)}=-4 \mathrm{~mA} \\ & \text { IVRHOT(SINK) }=-4 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 0 \\ & -133 \\ & 1.06 \\ & 765 \end{aligned}$ | $\begin{aligned} & -123 \\ & 1.105 \\ & 810 \\ & 50 \\ & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 5 \\ & -113 \\ & 1.15 \\ & 855 \\ & \\ & 300 \\ & 300 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> V <br> mV <br> mV <br> mV <br> mV |
| POWER-GOOD COMPARATOR <br> Undervoltage Threshold Overvoltage Threshold Output Low Voltage Power-Good Delay Time During Soft Start ${ }^{2}$ VID Code Changing VID Code Static Crowbar Trip Point Crowbar Reset Point Crowbar Delay Time VID Code Changing VID Code Static | Vpwrgd(uv) <br> Vpwrgdov) <br> Vol(PWRGD) <br> $V_{\text {Crowbar }}$ <br> tcrowbar | Relative to nominal DAC output Relative to nominal DAC output <br> $I_{\text {PWRGD(SINK) }}=-4 \mathrm{~mA}$ $C_{\text {deLay }}=10 \mathrm{nF}$ <br> Relative to nominal DAC output Relative to FBRTN Overvoltage to PWM going low | $\begin{aligned} & -400 \\ & 100 \end{aligned}$ <br> 100 <br> 100 <br> 320 <br> 100 | -350 150 150 2 250 200 150 375 250 400 | $\begin{aligned} & -300 \\ & 200 \\ & 300 \\ & \\ & \\ & 200 \\ & 430 \end{aligned}$ | mV <br> mV <br> mV <br> ms $\mu \mathrm{s}$ ns <br> mV <br> mV <br> $\mu \mathrm{s}$ <br> ns |
| PWM OUTPUTS Output Low Voltage Output High Voltage | VoL(PWM) <br> Vон(РWМ) | $\begin{aligned} & \text { IPWM(SINK) }=-400 \mu \mathrm{~A} \\ & \text { IPWM(SOURCE) }^{2} 400 \mu \mathrm{~A} \end{aligned}$ | 4.0 | $\begin{aligned} & 160 \\ & 5 \end{aligned}$ | 500 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~V} \end{aligned}$ |
| SUPPLY <br> VCC² <br> DC Supply Current UVLO Turn-On Current UVLO Threshold Voltage UVLO Turn-Off Voltage | VCC <br> Ivce <br> Vuvio | $\begin{aligned} & \mathrm{V}_{\text {SYSTEM }}=12 \mathrm{~V}, \text { R Shunt }=340 \Omega \text { (see Figure } 2 \text { ) } \\ & \text { V SYSTEM }=13.2 \mathrm{~V} \text {, Rshunt }=340 \Omega \\ & \text { VCC rising } \\ & \text { VCC falling } \end{aligned}$ | $4.65$ | 5 <br> 6.5 <br> 4.1 | $\begin{aligned} & 5.55 \\ & 25 \\ & 11 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |

[^1]
## TEST CIRCUITS



Figure 4. Positioning Voltage

Figure 2. Closed-Loop Output Voltage Accuracy


## ADP3198A

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| VCC | -0.3 V to +6 V |
| FBRTN | -0.3 V to +0.3 V |
| PWM3 to PWM4, RAMPADJ | -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| SW1 to SW4 | -5 V to +25 V |
| $\quad<200 \mathrm{~ns}$ | -10 V to +25 V |
| All Other Inputs and Outputs | -0.3 V to $\mathrm{VCC}+0.3 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Thermal Impedance $\left(\theta_{\mathrm{JA}}\right)$ | $39^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature |  |
| $\quad$ Soldering $(10 \mathrm{sec})$ | $300^{\circ} \mathrm{C}$ |
| $\quad$ Infrared $(15 \mathrm{sec})$ | $260^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages referenced to GND.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

Table 3. Pin Function Descriptions
\(\left.$$
\begin{array}{l|l|l}\hline \text { Pin No. } & \text { Mnemonic } & \text { Description } \\
\hline 1 & \text { EN } & \text { PWRGD }\end{array}
$$ \begin{array}{l}Power Supply Enable Input. Pulling this pin to GND disables the PWM outputs and pulls the PWRGD output low. <br>
Power-Good Output. Open-drain output that signals when the output voltage is outside of the proper <br>

operating range.\end{array}\right]\)| Feedback Return. VID DAC and error amplifier reference for remote sensing of the output voltage. |
| :--- |
| 3 |
| 4 |

## ADP3198A

| Pin No. | Mnemonic |
| :--- | :--- |
| 19 | $\overline{\text { OD }}$ |
| 20 | IREF |
| 21 | IMON |
| 22 to 25 | SW4 to SW1 |
| 26 | NC |
| 27 to 30 | PWM4 to PWM1 |
| 31 | VCC |
| 32 to 39 | VID7 to VID0 |
| 40 | VIDSEL |

## Description

Output Disable Logic Output. This pin is actively pulled low when the EN input is low or when VCC is below its UVLO threshold to signal to the driver IC that the driver high-side and low-side outputs should go low.
Current Reference Input. An external resistor from this pin to ground sets the reference current for IfB, IDELAY, ISS, IILIIIT, and ITTSENSE.
Analog Output. Represents the total load current.
Current Balance Inputs. Inputs for measuring the current level in each phase. The SW pins of unused phases should be left open.
No Connection.
Logic-Level PWM Outputs. Each output is connected to the input of an external MOSFET driver such as the ADP3120A. Connecting the PWM4 and PWM3 outputs to VCC causes that phase to turn off, allowing the ADP3198A to operate as a 2-, 3-, or 4-phase controller.
Supply Voltage for the Device. A $340 \Omega$ resistor should be placed between the 12 V system supply and the VCC pin. The internal shunt regulator maintains $\mathrm{VCC}=5 \mathrm{~V}$.
Voltage Identification DAC Inputs. These eight pins are pulled down to GND, providing a Logic 0 if left open. When in normal operation mode, the DAC output programs the FB regulation voltage from 0.5 V to 1.6 V (see Table 4). VID DAC Selection Pin. The logic state of this pin determines whether the internal VID DAC decodes VID0 to VID7 as extended VR10 or VR11 inputs.

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 6. Master Clock Frequency vs. RT

## ADP3198A

## THEORY OF OPERATION

The ADP3198A combines a multimode, fixed frequency, PWM control with multiphase logic outputs for use in 2-, 3-, and 4-phase synchronous buck CPU core supply power converters. The internal VID DAC is designed to interface with the Intel 8-bit VRD/VRM 11-compatible CPU and 7-bit VRD/VRM $10 \times$-compatible CPU. Multiphase operation is important for producing the high currents and low voltages demanded by today's microprocessors. Handling the high currents in a single-phase converter places high thermal demands on the components in the system, such as the inductors and MOSFETs.

The multimode control of the ADP3198A ensures a stable, high performance topology for the following:

- Balancing currents and thermals between phases
- High speed response at the lowest possible switching frequency and output decoupling
- Minimizing thermal switching losses by using lower frequency operation
- Tight load line regulation and accuracy
- High current output due to 4-phase operation
- Reduced output ripple due to multiphase cancellation
- PC board layout noise immunity
- Ease of use and design due to independent component selection
- Flexibility in operation for tailoring design to low cost or high performance


## START-UP SEQUENCE

The ADP3198A follows the VR11 start-up sequence shown in Figure 7. After both the EN and UVLO conditions are met, the DELAY pin goes through one cycle (TD1). The first four clock cycles of TD2 are blanked from the PWM outputs and used for phase detection as explained in the Phase Detection Sequence section. Then, the soft start ramp is enabled (TD2), and the output comes up to the boot voltage of 1.1 V . The boot hold time is determined by the DELAY pin as it goes through a second cycle (TD3). During TD3, the processor VID pins settle to the required VID code. When TD3 is over, the ADP3198A soft starts either up or down to the final VID voltage (TD4). After TD4 is complete and the PWRGD masking time (equal to VID on-the-fly masking) is complete, a third ramp on the DELAY pin sets the PWRGD blanking (TD5).


## PHASE DETECTION SEQUENCE

During startup, the number of operational phases and their phase relationship is determined by the internal circuitry that monitors the PWM outputs. Normally, the ADP3198A operates as a 4-phase PWM controller. Connecting the PWM4 pin to VCC programs 3-phase operation and connecting the PWM4 and PWM3 pins to VCC programs 2-phase operation.
Prior to soft start, while EN is low, the PWM3 and PWM4 pins sink approximately $100 \mu \mathrm{~A}$. An internal comparator checks each pin's voltage vs. a threshold of 3 V . If the pin is tied to VCC, it is above the threshold. Otherwise, an internal current sink pulls the pin to GND, which is below the threshold. PWM1 and PWM2 are low during the phase detection interval that occurs during the first four clock cycles of TD2. After this time, if the remaining PWM outputs are not pulled to VCC, the $100 \mu \mathrm{~A}$ current sink is removed, and they function as normal PWM outputs. If they are pulled to VCC, the $100 \mu \mathrm{~A}$ current source is removed, and the outputs are put into a high impedance state.
The PWM outputs are logic-level devices intended for driving external gate drivers such as the ADP3120A. Because each phase is monitored independently, operation approaching $100 \%$ duty cycle is possible. In addition, more than one output can be on at the same time to allow overlapping phases.

## MASTER CLOCK FREQUENCY

The clock frequency of the ADP3198A is set with an external resistor connected from the RT pin to GND. The frequency follows the graph in Figure 6. To determine the frequency per phase, the clock is divided by the number of phases in use. If all phases are in use, divide by 4. If PWM4 is tied to VCC, divide the master clock by 3 for the frequency of the remaining phases. If PWM3 and PWM4 are tied to VCC, divide by 2.

## OUTPUT VOLTAGE DIFFERENTIAL SENSING

The ADP3198A combines differential sensing with a high accuracy VID DAC and reference, and a low offset error amplifier. This maintains a worst-case specification of $\pm 7.7 \mathrm{mV}$ differential sensing error over its full operating output voltage and temperature range. The output voltage is sensed between the FB pin and FBRTN pin. FB should be connected through a resistor to the regulation point, usually the remote sense pin of the microprocessor. FBRTN should be connected directly to the remote sense ground point. The internal VID DAC and precision reference are referenced to FBRTN, which has a minimal current of $65 \mu \mathrm{~A}$ to allow accurate remote sensing. The internal error amplifier compares the output of the DAC to the FB pin to regulate the output voltage.

## OUTPUT CURRENT SENSING

The ADP3198A provides a dedicated current-sense amplifier (CSA) to monitor the total output current for proper voltage positioning vs. load current and for current-limit detection. Sensing the load current at the output gives the total average current being delivered to the load. This is an inherently more accurate method than peak current detection or sampling the current across a sense element such as the low-side MOSFET. This amplifier can be configured several ways, depending on the objectives of the system, as follows:

- Output inductor DCR sensing without a thermistor for lowest cost
- Output inductor DCR sensing with a thermistor for improved accuracy with tracking of inductor temperature
- Sense resistors for highest accuracy measurements

The positive input of the CSA is connected to the CSREF pin, which is connected to the output voltage. The inputs to the amplifier are summed together through resistors from the sensing element, such as the switch node side of the output inductors, to the inverting input CSSUM. The feedback resistor between CSCOMP and CSSUM sets the gain of the amplifier and a filter capacitor is placed in parallel with this resistor. The gain of the amplifier is programmable by adjusting the feedback resistor.

An additional resistor divider connected between CSREF and CSCOMP (with the midpoint connected to LLSET) can be used to set the load line required by the microprocessor. The current information is then given as CSREF - LLSET. This difference signal is used internally to offset the VID DAC for voltage positioning. The difference between CSREF and CSCOMP is then used as a differential input for the current-limit comparator. This allows the load line to be set independently of the currentlimit threshold. In the event that the current-limit threshold and load line are not independent, the resistor divider between CSREF and CSCOMP can be removed, and the CSCOMP pin can be directly connected to LLSET. To disable voltage positioning entirely (that is, no load line) connect LLSET to CSREF.
To provide the best accuracy for sensing current, the CSA is designed to have a low offset input voltage. Also, the sensing gain is determined by external resistors to make it extremely accurate.

## ACTIVE IMPEDANCE CONTROL MODE

For controlling the dynamic output voltage droop as a function of output current, a signal proportional to the total output current at the LLSET pin can be scaled to equal the regulator droop impedance multiplied by the output current. This droop voltage is then used to set the input control voltage to the system. The droop voltage is subtracted from the DAC reference input voltage to tell the error amplifier where the output voltage should be. This allows enhanced feed-forward response.

## CURRENT CONTROL MODE AND THERMAL BALANCE

The ADP3198A has individual inputs (SW1 to SW4) for each phase that are used for monitoring the current of each phase. This information is combined with an internal ramp to create a current balancing feedback system that has been optimized for initial current balance accuracy and dynamic thermal balancing during operation. This current balance information is independent of the average output current information used for positioning as described in the Output Current Sensing section.

The magnitude of the internal ramp can be set to optimize the transient response of the system. It also monitors the supply voltage for feed-forward control for changes in the supply. A resistor connected from the power input voltage to the RAMPADJ pin determines the slope of the internal PWM ramp. External resistors can be placed in series with individual phases to create an intentional current imbalance if desired, such as when one phase has better cooling and can support higher currents. Resistor $\mathrm{R}_{\mathrm{sw} 1}$ through Resistor R $\mathrm{R}_{\mathrm{sw} 4}$ (see Figure 10) can be used for adjusting thermal balance in this 4 -phase example. It is best to have the ability to add these resistors during the initial design; therefore, ensure that placeholders are provided in the layout.

## ADP3198A

To increase the current in any given phase, enlarge Rsw for that phase (make $\mathrm{R}_{\mathrm{sw}}=0$ for the hottest phase and do not change it during balancing). Increasing Rsw to only $500 \Omega$ makes a substantial increase in phase current. Increase each $\mathrm{R}_{\mathrm{sw}}$ value by small amounts to achieve balance, starting with the coolest phase first.

## VOLTAGE CONTROL MODE

A high gain, high bandwidth, voltage mode error amplifier is used for the voltage mode control loop. The control input voltage to the positive input is set via the VID logic according to the voltages listed in Table 4.

This voltage is also offset by the droop voltage for active positioning of the output voltage as a function of current, commonly known as active voltage positioning. The output of the amplifier is the COMP pin, which sets the termination voltage for the internal PWM ramps.
The negative input (FB) is tied to the output sense location with Resistor $\mathrm{R}_{B}$ and is used for sensing and controlling the output voltage at this point. A current source (equal to IREF) from the FB pin flowing through $R_{B}$ is used for setting the no load offset voltage from the VID voltage. The no load voltage is negative with respect to the VID DAC. The main loop compensation is incorporated into the feedback network between FB and COMP.

## CURRENT REFERENCE

The IREF pin is used to set an internal current reference. This reference current sets $\mathrm{I}_{\text {fb, }}$, $\mathrm{I}_{\text {delay, }} \mathrm{I}_{\text {ss, }} \mathrm{I}_{\text {limit, }}$ and $\mathrm{I}_{\text {titense. }}$ A resistor to ground programs the current based on the 1.5 V output.

$$
I R E F=\frac{1.5 \mathrm{~V}}{R_{\text {IREF }}}
$$

Typically, $R_{I R E F}$ is set to $100 \mathrm{k} \Omega$ to program $I R E F=15 \mu \mathrm{~A}$. The following currents are then equal to

$$
\begin{aligned}
& I_{F B}=I R E F=15 \mu \mathrm{~A} \\
& I_{D E L A Y}=I R E F=15 \mu \mathrm{~A} \\
& I_{S S}=I R E F=15 \mu \mathrm{~A} \\
& I_{L I M I T}=2 / 3(I R E F)=10 \mu \mathrm{~A}
\end{aligned}
$$

## FAST ENHANCED PWM MODE

Fast enhanced PWM mode (FEPWM) is intended to improve the transient response of the ADP3198A to a load setup. In previous generations of controllers, when a load step-up occurred, the controller had to wait until the next turn-on of the PWM signal to respond to the load change. Enhanced PWM mode allows the controller to immediately respond when a load step-up occurs. This allows the phases to respond more quickly when a load increase takes place.

## DELAY TIMER

The delay times for the start-up timing sequence are set with a capacitor from the DELAY pin to GND. In UVLO, or when EN is logic low, the DELAY pin is held at GND. After the UVLO and EN signals are asserted, the first delay time (TD1 in Figure 7) is initiated. A current flows out of the DELAY pin to charge Cdiy. This current is equal to IREF, which is typically $15 \mu \mathrm{~A}$. A comparator monitors the DELAY voltage with a threshold of 1.7 V . The delay time is therefore set by the IREF current charging a capacitor from 0 V to 1.7 V . This DELAY pin is used for multiple delay timings (TD1, TD3, and TD5) during the start-up sequence. In addition, DELAY is used for timing the current-limit latch off, as explained in the Current-Limit, Short-Circuit, and Latch-Off Protection section.

## SOFT START

The soft start times for the output voltage are set with a capacitor from the SS pin to GND. After TD1 and the phase detection cycle are complete, the SS time (TD2 in Figure 7) starts. The SS pin is disconnected from GND, and the capacitor is charged up to the 1.1 V boot voltage by the SS amplifier, which has an output current equal to IREF (typically $15 \mu \mathrm{~A}$ ). The voltage at the FB pin follows the ramping voltage on the SS pin, limiting the inrush current during startup. The soft start time depends on the value of the boot voltage and Css.

Once the SS voltage is within 100 mV of the boot voltage, the boot voltage delay time (TD3 in Figure 7) is started. The end of the boot voltage delay time signals the beginning of the second soft start time (TD4 in Figure 7). The SS voltage now changes from the boot voltage to the programmed VID DAC voltage (either higher or lower) using the SS amplifier with the output current equal to IREF. The voltage of the FB pin follows the ramping voltage of the SS pin, limiting the inrush current during the transition from the boot voltage to the final DAC voltage. The second soft start time depends on the boot voltage, the programmed VID DAC voltage, and Css.

If EN is taken low or if VCC drops below UVLO, DELAY and SS are reset to ground to be ready for another soft start cycle. Figure 8 shows typical start-up waveforms for the ADP3198A.


Figure 8. Typical Start-Up Waveforms (Channel 1: CSREF, Channel 2: DELAY, Channel 3: SS, Channel 4: Phase 1 Switch Node)

## CURRENT-LIMIT, SHORT-CIRCUIT, AND LATCHOFF PROTECTION

The ADP3198A compares a programmable current-limit setpoint to the voltage from the output of the current-sense amplifier. The level of current limit is set with the resistor from the ILIMIT pin to GND. During operation, the current from ILIMIT is equal to $2 / 3$ of IREF, giving $10 \mu \mathrm{~A}$ typically. This current through the external resistor sets the ILIMIT voltage, which is internally scaled to give a current-limit threshold of $82.6 \mathrm{mV} / \mathrm{V}$. If the difference in voltage between CSREF and CSCOMP rises above the current-limit threshold, the internal current-limit amplifier controls the internal COMP voltage to maintain the average output current at the limit.
If the limit is reached and TD5 in Figure 7 is complete, a latchoff delay time starts, and the controller shuts down if the fault is not removed. The current-limit delay time shares the DELAY pin timing capacitor with the start-up sequence timing. However, during current limit, the DELAY pin current is reduced to IREF/4. A comparator monitors the DELAY voltage and shuts off the controller when the voltage reaches 1.7 V . Therefore, the current-limit latch-off delay time is set by the current of IREF/4 charging the delay capacitor from 0 V to 1.7 V . This delay is four times longer than the delay time during the start-up sequence.
The current-limit delay time starts only after the TD5 is complete. If there is a current limit during startup, the ADP3198A goes through TD1 to TD5, and then starts the latch-off time. Because the controller continues to cycle the phases during the latch-off delay time, the controller returns to normal operation and the DELAY capacitor is reset to GND if the short is removed before the 1.7 V threshold is reached.

The latch-off function can be reset by either removing and reapplying the supply voltage to the ADP3198A or by toggling the EN pin low for a short time. To disable the short-circuit latch-off function, an external resistor should be placed in parallel with $C_{\text {dLY }}$. This prevents the DELAY capacitor from charging up to the 1.7 V threshold. The addition of this resistor causes a slight increase in the delay times.

During startup, when the output voltage is below 200 mV , a secondary current limit is active. This is necessary because the voltage swing of CSCOMP cannot go below GND. This secondary current limit controls the internal COMP voltage to the PWM comparators to 1.5 V . This limits the voltage drop across the low-side MOSFETs through the current balance circuitry. An inherent per-phase current limit protects individual phases if one or more phases stop functioning because of a faulty component. This limit is based on the maximum normal mode COMP voltage. Typical overcurrent latch-off waveforms are shown in Figure 9.


Figure 9. Overcurrent Latch-Off Waveforms
(Channel 1: CSREF, Channel 2: DELAY, Channel 3: COMP, Channel 4: Phase 1 Switch Node)

## DYNAMIC VID

The ADP3198A has the ability to dynamically change the VID inputs while the controller is running. This allows the output voltage to change while the supply is running and supplying current to the load, which is commonly referred to as VID on-the-fly (OTF). A VID OTF can occur under light or heavy load conditions. The processor signals the controller by changing the VID inputs in multiple steps from the start code to the finish code. This change can be positive or negative.
When a VID input changes state, the ADP3198A detects the change and ignores the DAC inputs for a minimum of 400 ns . This time prevents a false code due to logic skew while the eight VID inputs are changing. Additionally, the first VID change initiates the PWRGD and crowbar blanking functions for a minimum of $100 \mu$ s to prevent a false PWRGD or crowbar event. Each VID change resets the internal timer.

## ADP3198A

## POWER-GOOD MONITORING

The power-good comparator monitors the output voltage via the CSREF pin. The PWRGD pin is an open-drain output whose high level, when connected to a pull-up resistor, indicates that the output voltage is within the specified nominal limits based on the VID voltage setting. PWRGD goes low if the output voltage is outside of this specified range, if the VID DAC inputs are in no CPU mode, or if the EN pin is pulled low. PWRGD is blanked during a VID OTF event for a period of $200 \mu$ s to prevent false signals during the time the output is changing.
The PWRGD circuitry also incorporates an initial turn-on delay time (TD5) based on the DELAY timer. Prior to the SS voltage reaching the programmed VID DAC voltage and the PWRGD masking-time finishing, the PWRGD pin is held low. Once the SS pin is within 100 mV of the programmed DAC voltage, the capacitor on the DELAY pin begins to charge. A comparator monitors the DELAY voltage and enables PWRGD when the voltage reaches 1.7 V . The PWRGD delay time is set, therefore, by a current of IREF, charging a capacitor from 0 V to 1.7 V .

## OUTPUT CROWBAR

To protect the load and output components of the supply, the PWM outputs are driven low, which turns on the low-side MOSFETs when the output voltage exceeds the upper crowbar threshold. This crowbar action stops once the output voltage falls below the release threshold of approximately 375 mV .
Turning on the low-side MOSFETs pulls down the output as the reverse current builds up in the inductors. If the output overvoltage is due to a short in the high-side MOSFET, this action current limits the input supply or blows its fuse, protecting the microprocessor from being destroyed.

## OUTPUT ENABLE AND UVLO

For the ADP3198A to begin switching, the input supply (VCC) to the controller must be higher than the UVLO threshold and the EN pin must be higher than its 0.85 V threshold. This initiates a system start-up sequence. If either UVLO or EN is less than their respective thresholds, the ADP3198A is disabled. This holds the PWM outputs at ground, shorts the DELAY capacitor to ground, and forces PWRGD and $\overline{\mathrm{OD}}$ signals low.

In the application circuit (see Figure 10), the $\overline{\mathrm{OD}}$ pin should be connected to the $\overline{\mathrm{OD}}$ inputs of the ADP3120A drivers. Grounding $\overline{\mathrm{OD}}$ disables the drivers such that both DRVH and DRVL are grounded. This feature is important in preventing the discharge of the output capacitors when the controller is shut off. If the driver outputs are not disabled, a negative voltage can be generated during output due to the high current discharge of the output capacitors through the inductors.

## THERMAL MONITORING

The ADP3198A includes a thermal monitoring circuit to detect when a point on the VR has exceeded two different user-defined temperatures. The thermal monitoring circuit requires an NTC thermistor to be placed between TTSENSE and GND.
A fixed current of $8 \times$ IREF (typically giving $123 \mu \mathrm{~A}$ ) is sourced out of the TTSENSE pin and into the thermistor. The current source is internally limited to 5 V . An internal circuit compares the TTSENSE voltage to a 1.105 V and a 0.81 V threshold, and outputs an open-drain signal at the VRFAN and VRHOT outputs, respectively. Once the voltage on the TTSENSE pin drops below its respective threshold, the open-drain outputs assert high to signal the system that an overtemperature event has occurred. Because the TTSENSE voltage changes slowly with respect to time, 50 mV of hysteresis is built into these comparators. The thermal monitoring circuitry does not depend on EN and is active when UVLO is above its threshold. When UVLO is below its threshold, VRFAN and VRHOT are forced low.

Table 4.VR11 and VR10.x VID Codes for the ADP3198A

|  | VR11 DAC CODES: VIDSEL = HIGH |  |  |  |  |  |  |  | VR10.x DAC CODES: VIDSEL = LOW |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT | VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | VID4 | VID3 | VID2 | VID1 | VIDO | VID5 | VID6 |
| OFF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| OFF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 1.60000 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1.59375 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1.58750 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1.58125 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1.57500 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1.56875 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1.56250 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1.55625 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1.55000 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1.54375 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1.53750 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1.53125 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1.52500 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1.51875 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |


|  | VR11 DAC CODES: VIDSEL = HIGH |  |  |  |  |  |  |  | VR10.x DAC CODES: VIDSEL = LOW |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT | VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | VID4 | VID3 | VID2 | VID1 | VIDO | VID5 | VID6 |
| 1.51250 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1.50625 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1.50000 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1.49375 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1.48750 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1.48125 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1.47500 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1.46875 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1.46250 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1.45625 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1.45000 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1.44375 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1.43750 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1.43125 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1.42500 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1.41875 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1.41250 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1.40625 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1.40000 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1.39375 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1.38750 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1.38125 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1.37500 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1.36875 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1.36250 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1.35625 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1.35000 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1.34375 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1.33750 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1.33125 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1.32500 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1.31875 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1.31250 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1.30625 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1.30000 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1.29375 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1.28750 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1.28125 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1.27500 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1.26875 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1.26250 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1.25625 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1.25000 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1.24375 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1.23750 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1.23125 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1.22500 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1.21875 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1.21250 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1.20625 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1.20000 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1.19375 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1.18750 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1.18125 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1.17500 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1.16875 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1.16250 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1.15625 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1.15000 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |

## ADP3198A

|  | VR11 DAC CODES: VIDSEL = HIGH |  |  |  |  |  |  |  | VR10.x DAC CODES: VIDSEL = LOW |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT | VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | VID4 | VID3 | VID2 | VID1 | VIDO | VID5 | VID6 |
| 1.14375 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1.13750 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1.13125 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1.12500 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1.11875 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1.11250 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1.10625 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1.10000 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1.09375 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| OFF | N/A |  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| OFF | N/A |  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| OFF | N/A |  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| OFF | N/A |  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1.08750 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1.08125 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1.07500 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1.06875 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1.06250 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1.05625 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1.05000 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1.04375 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1.03750 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1.03125 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1.02500 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1.01875 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1.01250 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1.00625 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1.00000 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0.99375 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0.98750 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0.98125 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0.97500 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0.96875 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0.96250 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0.95625 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0.95000 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0.94375 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0.93750 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0.93125 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0.92500 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0.91875 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0.91250 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0.90625 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 0.90000 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0.89375 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0.88750 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0.88125 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0.87500 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0.86875 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0.86250 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0.85625 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0.85000 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 0.84375 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0.83750 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0.83125 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0.82500 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.81875 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.81250 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.80625 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |


| OUTPUT | VR11 DAC CODES: VIDSEL = HIGH |  |  |  |  |  |  |  | VR10.x DAC CODES: VIDSEL = LOW |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | VID4 | VID3 | VID2 | VID1 | VIDO | VID5 | VID6 |
| 0.80000 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.79375 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.78750 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.78125 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.77500 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.76875 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.76250 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.75625 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.75000 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.74375 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.73750 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.73125 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.72500 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.71875 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.71250 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.70625 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.70000 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.69375 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.68750 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.68125 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.67500 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.66875 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.66250 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.65625 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.65000 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.64375 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.63750 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.63125 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.62500 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.61875 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.61250 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.60625 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.60000 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.59375 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.58750 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.58125 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.57500 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.56875 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.56250 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.55625 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.55000 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.54375 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.53750 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.53125 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.52500 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |  |  |  | N/A |  |  |  |
| 0.51875 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  | N/A |  |  |  |
| 0.51250 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  | N/A |  |  |  |
| 0.50625 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  | N/A |  |  |  |
| 0.50000 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |  | N/A |  |  |  |
| OFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| OFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



## APPLICATION INFORMATION

The design parameters for a typical Intel VRD 11-compliant CPU application are as follows:

- Input voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)=12 \mathrm{~V}$
- VID setting voltage $\left(\mathrm{V}_{\text {vid }}\right)=1.300 \mathrm{~V}$
- Duty cycle (D) $=0.108$
- Nominal output voltage at no load $\left(\mathrm{V}_{\text {onL }}\right)=1.285 \mathrm{~V}$
- Nominal output voltage at 115 A load $\left(\mathrm{V}_{\text {oft }}\right)=1.170 \mathrm{~V}$
- Static output voltage drop based on a $1.0 \mathrm{~m} \Omega$ load line ( $\mathrm{R}_{\mathrm{o}}$ ) from no load to full load $\left(\mathrm{V}_{\mathrm{D}}\right)=\mathrm{V}_{\mathrm{ONL}}-\mathrm{V}_{\mathrm{OFL}}=$ $1.285 \mathrm{~V}-1.170 \mathrm{~V}=115 \mathrm{mV}$
- Maximum output current ( $\mathrm{I}_{\mathrm{o}}$ ) $=130 \mathrm{~A}$
- Maximum output current step $\left(\Delta \mathrm{I}_{\mathrm{o}}\right)=100 \mathrm{~A}$
- Maximum output current slew rate $\left(\mathrm{S}_{\mathrm{R}}\right)=200 \mathrm{~A} / \mu \mathrm{s}$
- $\quad$ Number of phases $(n)=4$
- Switching frequency per phase $\left(\mathrm{f}_{\mathrm{sw}}\right)=330 \mathrm{kHz}$


## SETTING THE CLOCK FREQUENCY

The ADP3198A uses a fixed frequency control architecture. The frequency is set by an external timing resistor $\left(\mathrm{R}_{\mathrm{T}}\right)$. The clock frequency and the number of phases determine the switching frequency per phase, which relates directly to switching losses as well as the sizes of the inductors, the input capacitors, and output capacitors. With $\mathrm{n}=4$ for four phases, a clock frequency of 1.32 MHz sets the switching frequency ( $\mathrm{fsw}_{\mathrm{sw}}$ ) of each phase to 330 kHz , which represents a practical trade-off between the switching losses and the sizes of the output filter components. Figure 6 shows that to achieve a 1.32 MHz oscillator frequency, the correct value for $R_{T}$ is $130 \mathrm{k} \Omega$. Alternatively, the value for $R_{T}$ can be calculated using

$$
\begin{equation*}
R_{T}=\frac{1}{n \times f_{S W} \times 6 \mathrm{pF}} \tag{1}
\end{equation*}
$$

where 6 pF is the internal IC component values. For good initial accuracy and frequency stability, a $1 \%$ resistor is recommended.

## SOFT START DELAY TIME

The value of Css sets the soft start time. The ramp is generated with a $15 \mu \mathrm{~A}$ internal current source. The value for Css can be found using

$$
\begin{equation*}
C_{S S}=15 \mu \mathrm{~A} \times \frac{T D 2}{V_{\text {Воот }}} \tag{2}
\end{equation*}
$$

where:
TD2 is the desired soft start time.
$V_{\text {воот }}$ is internally set to 1.1 V .
Assuming a desired TD2 time of $3 \mathrm{~ms}, \mathrm{Css}$ is 41 nF . The closest standard value for Css is 39 nF . Although Css also controls the time delay for TD4 (determined by the final VID voltage), the minimum specification for TD4 is 0 ns . This means that as long as the TD2 time requirement is met, TD4 is within the specification.

## CURRENT-LIMIT LATCH-OFF DELAY TIMES

The start-up and current-limit delay times are determined by the capacitor connected to the DELAY pin. The first step is to set Cdiy for the TD1, TD3, and TD5 delay times (see Figure 7). The DELAY ramp ( $\mathrm{I}_{\mathrm{delay}}$ ) is generated using a $15 \mu \mathrm{~A}$ internal current source. The value for CDLY can be approximated using

$$
\begin{equation*}
C_{D L Y}=I_{D E L A Y} \times \frac{T D(x)}{V_{D E L A Y(T H)}} \tag{3}
\end{equation*}
$$

where:
$T D(x)$ is the desired delay time for TD1, TD3, and TD5.
$V_{\text {DELAY(TH), }}$, the DELAY threshold voltage, is given as 1.7 V .
In this example, 2 ms is chosen for all three delay times, which meets Intel specifications. Solving for $C_{D L Y}$ gives a value of 17.6 nF . The closest standard value for $\mathrm{C}_{\mathrm{DLY}}$ is 18 nF .

When the ADP3198A enters current limit, the internal current source changes from $15 \mu \mathrm{~A}$ to $3.75 \mu \mathrm{~A}$. This makes the latch-off delay time four times longer than the start-up delay time. Longer latch-off delay times can be achieved by placing a resistor in parallel with $\mathrm{C}_{\mathrm{DLY}}$.

## INDUCTOR SELECTION

The choice of inductance for the inductor determines the ripple current in the inductor. Less inductance leads to more ripple current, which increases the output ripple voltage and conduction losses in the MOSFETs. However, using smaller inductors allows the converter to meet a specified peak-to-peak transient deviation with less total output capacitance. Conversely, a higher inductance means lower ripple current and reduced conduction losses, but more output capacitance is required to meet the same peak-to-peak transient deviation.
In any multiphase converter, a practical value for the peak-topeak inductor ripple current is less than $50 \%$ of the maximum dc current in the same inductor. Equation 4 shows the relationship between the inductance, oscillator frequency, and peak-to-peak ripple current in the inductor.

$$
\begin{equation*}
I_{R}=\frac{V_{V I D} \times(1-D)}{f_{S W} \times L} \tag{4}
\end{equation*}
$$

Equation 5 can be used to determine the minimum inductance based on a given output ripple voltage.

$$
\begin{equation*}
L \geq \frac{V_{V I D} \times R_{O} \times(1-(n \times D))}{f_{S W} \times V_{R I P P L E}} \tag{5}
\end{equation*}
$$

Solving Equation 5 for an 8 mV p-p output ripple voltage yields

$$
L \geq \frac{1.3 \mathrm{~V} \times 1.0 \mathrm{~m} \Omega \times(1-0.432)}{330 \mathrm{kHz} \times 8 \mathrm{mV}}=280 \mathrm{nH}
$$

## ADP3198A

If the resulting ripple voltage is less than what is designed for, the inductor can be made smaller until the ripple value is met. This allows optimal transient response and minimum output decoupling.

The smallest possible inductor should be used to minimize the number of output capacitors. For this example, choosing a 320 nH inductor is a good starting point and gives a calculated ripple current of 11 A . The inductor should not saturate at the peak current of 35.5 A and should be able to handle the sum of the power dissipation caused by the average current of 30 A in the winding and core loss.
Another important factor in the inductor design is the dc resistance (DCR), which is used for measuring the phase currents. A large DCR can cause excessive power loss, though too small a value can lead to increased measurement error. A good rule is to have the $\operatorname{DCR}\left(\mathrm{R}_{\mathrm{L}}\right)$ be about 1 to $1^{1 ⁄ 2}$ times the droop resistance ( $\mathrm{R}_{\mathrm{o}}$ ). This example uses an inductor with a DCR of $1.4 \mathrm{~m} \Omega$.

## Designing an Inductor

Once the inductance and DCR are known, the next step is to either design an inductor or find a standard inductor that comes as close as possible to meeting the overall design goals. It is also important to have the inductance and DCR tolerance specified to control the accuracy of the system. Reasonable tolerances most manufacturers can meet are $15 \%$ inductance and $7 \%$ DCR at room temperature. The first decision in designing the inductor is choosing the core material. Several possibilities for providing low core loss at high frequencies include the powder cores (from Micrometals, Inc., for example, or Kool Mu from MAGNETICS ${ }^{\circledR}$ ) and the gapped soft ferrite cores (for example, 3F3 or 3F4 from Philips ${ }^{\circ}$ ). Low frequency powdered iron cores should be avoided due to their high core loss, especially when the inductor value is relatively low, and the ripple current is high.

The best choice for a core geometry is a closed-loop type, such as a potentiometer core ( $\mathrm{PQ}, \mathrm{U}$, or E core) or toroid. A good compromise between price and performance is a core with a toroidal shape.
Many useful magnetics design references are available for quickly designing a power inductor, such as

- Intusoft Magnetics Designer Software
- Designing Magnetic Components for High Frequency dc-dc Converters, by Colonel Wm. T. McLyman, Kg Magnetics, Inc., ISBN 1883107008


## Selecting a Standard Inductor

The following power inductor manufacturers can provide design consultation and deliver power inductors optimized for high power applications upon request:

- Coilcraft ${ }^{\circ}$
- Coiltronics ${ }^{\circ}$
- Sumida Corporation ${ }^{\bullet}$


## CURRENT SENSE AMPLIFIER

Most designs require the regulator output voltage, measured at the CPU pins, to drop when the output current increases. The specified voltage drop corresponds to a dc output resistance ( $\mathrm{R}_{\mathrm{o}}$ ), also referred to as a load line. The ADP3198A has the flexibility of adjusting Ro, independent of current-limit or compensation components, and it can also support CPUs that do not require a load line.

For designs requiring a load line, the impedance gain of the CS amplifier ( $\mathrm{R}_{\mathrm{CSA}}$ ) must be to be greater than or equal to the load line. All designs, whether they have a load line or not, should keep $R_{C S A} \geq 1 \mathrm{~m} \Omega$.
The output current is measured by summing the voltage across each inductor and passing the signal through a low-pass filter. This summer filter is the CS amplifier configured with resistors $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$ (summers), and $\mathrm{R}_{\mathrm{CS}}$ and $\mathrm{C}_{\mathrm{CS}}$ (filter). The impedance gain of the regulator is set by the following equations, where $R_{L}$ is the DCR of the output inductors:

$$
\begin{align*}
& R_{C S A}=\frac{R_{C S}}{R_{P H(X)}} \times R_{L}  \tag{6}\\
& C_{C S}=\frac{L}{R_{L} \times R_{C S}} \tag{7}
\end{align*}
$$

The user has the flexibility to choose either $\mathrm{R}_{\mathrm{CS}}$ or $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$. However, it is best to select $\mathrm{R}_{\mathrm{CS}}$ equal to $100 \mathrm{k} \Omega$, and then solve for $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$ by rearranging Equation 6 . Here, $\mathrm{R}_{\mathrm{CSA}}=\mathrm{R}_{\mathrm{O}}=1 \mathrm{~m} \Omega$ because this is equal to the design load line.

$$
\begin{aligned}
& R_{P H(X)}=\frac{R_{L}}{R_{C S A}} \times R_{C S} \\
& R_{P H(X)}=\frac{1.4 \mathrm{~m} \Omega}{1.0 \mathrm{~m} \Omega} \times 100 \mathrm{k} \Omega=140 \mathrm{k} \Omega
\end{aligned}
$$

Next, use Equation 7 to solve for Ccs.

$$
C_{C S}=\frac{320 \mathrm{nH}}{1.4 \mathrm{~m} \Omega \times 100 \mathrm{k} \Omega}=2.28 \mathrm{nF}
$$

It is best to have a dual location for $\mathrm{C}_{\mathrm{CS}}$ in the layout so that standard values can be used in parallel to get as close to the desired value. For best accuracy, C CS should be a $5 \%$ or $10 \%$ NPO capacitor. This example uses a $5 \%$ combination for $\mathrm{C}_{C S}$ of two 1 nF capacitors in parallel. Recalculating $\mathrm{R}_{\mathrm{CS}}$ and $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$ using this capacitor combination yields $114 \mathrm{k} \Omega$ and $160 \mathrm{k} \Omega$, respectively. The closest standard $1 \%$ value for $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$ is $158 \mathrm{k} \Omega$.

## INDUCTOR DCR TEMPERATURE CORRECTION

When the inductor DCR is used as the sense element and copper wire is used as the source of the DCR, the user needs to compensate for temperature changes of the inductor's winding. Fortunately, copper has a well-known temperature coefficient (TC) of $0.39 \% /{ }^{\circ} \mathrm{C}$.
If $\mathrm{R}_{\mathrm{cs}}$ is designed to have an opposite and equal percentage change in resistance to that of the wire, it cancels the temperature variation of the inductor DCR. Due to the nonlinear nature of NTC thermistors, Resistor $\mathrm{R}_{\mathrm{CS} 1}$ and Resistor $\mathrm{R}_{\mathrm{CS} 2}$ are needed. Refer to Figure 11 to linearize the NTC and produce the desired temperature tracking.


Figure 11. Temperature Compensation Circuit Values
The following procedure and equations yield values to use for $\mathrm{R}_{\mathrm{cs}}$, $\mathrm{R}_{\mathrm{CS} 2}$, and $\mathrm{R}_{\mathrm{TH}}$ (the thermistor value at $25^{\circ} \mathrm{C}$ ) for a given $\mathrm{R}_{\mathrm{CS}}$ value:

1. Select an NTC based on type and value. Because the value is unknown, use a thermistor with a value close to $\mathrm{R}_{\mathrm{CS}}$. The NTC should also have an initial tolerance of better than 5\%.
2. Based on the type of NTC, find its relative resistance value at two temperatures. Temperatures that work well are $50^{\circ} \mathrm{C}$ and $90^{\circ} \mathrm{C}$. These resistance values are called $\left.\mathrm{A}\left(\mathrm{R}_{\mathrm{TH}\left(55^{\circ} \mathrm{C}\right)}\right) / \mathrm{R}_{\mathrm{TH}\left(25^{\circ} \mathrm{C}\right)}\right)$ and $\left.B\left(\mathrm{R}_{\mathrm{TH}\left(90^{\circ} \mathrm{C}\right)}\right) / \mathrm{R}_{\mathrm{TH}\left(25^{\circ} \mathrm{C}\right)}\right)$. The relative value of the NTC is always 1 at $25^{\circ} \mathrm{C}$.
3. Find the relative value of $\mathrm{R}_{\mathrm{CS}}$ required for each of these temperatures. This is based on the percentage change needed, which in this example is initially $0.39 \% /{ }^{\circ} \mathrm{C}$. These temperatures are called $\mathrm{r}_{1}\left(1 /\left(1+\mathrm{TC} \times\left(\mathrm{T}_{1}-25^{\circ} \mathrm{C}\right)\right)\right)$ and $\mathrm{r}_{2}\left(1 /\left(1+\mathrm{TC} \times\left(\mathrm{T}_{2}-25^{\circ} \mathrm{C}\right)\right)\right.$ ), where $\mathrm{TC}=0.0039$ for copper, $\mathrm{T}_{1}=50^{\circ} \mathrm{C}$, and $\mathrm{T}_{2}=90^{\circ} \mathrm{C}$. From this, $\mathrm{r}_{1}=0.9112$ and $\mathrm{r}_{2}=0.7978$.
4. Compute the relative values for $\mathrm{R}_{\mathrm{Cs} 1}, \mathrm{R}_{\mathrm{C} 2}$, and $\mathrm{R}_{\mathrm{TH}}$ using

$$
\begin{align*}
& r_{C S 2}=\frac{(A-B) \times r_{1} \times r_{2}-A \times(1-B) \times r_{2}+B \times(1-A) \times r_{1}}{A \times(1-B) \times r_{1}-B \times(1-A) \times r_{2}-(A-B)}  \tag{8}\\
& r_{C S 1}=\frac{(1-A)}{\frac{1}{1-r_{C S 2}}-\frac{A}{r_{1}-r_{C S 2}}}  \tag{9}\\
& r_{T H}=\frac{1}{\frac{1}{1-r_{C S 2}}-\frac{1}{r_{C S 1}}} \tag{10}
\end{align*}
$$

5. Calculate $\mathrm{R}_{T H}=\mathrm{r}_{\mathrm{TH}} \times \mathrm{R}_{\mathrm{CS}}$, then select the closest value of thermistor available. Also, compute a scaling factor $(\mathrm{k})$ based on the ratio of the actual thermistor value used relative to the computed one.

$$
\begin{equation*}
k=\frac{R_{T H(A C T U A L)}}{R_{T H(\text { CALCULATED })}} \tag{11}
\end{equation*}
$$

6. Calculate values for $\mathrm{R}_{\mathrm{CS} 1}$ and $\mathrm{R}_{\mathrm{C} 2}$ using Equation 12 and Equation 13.

$$
\begin{align*}
& R_{C S 1}=R_{C S} \times k \times r_{C S 1}  \tag{12}\\
& R_{C S 2}=R_{C S} \times\left((1-k)+\left(k \times r_{C S 2}\right)\right) \tag{13}
\end{align*}
$$

In this example, $\mathrm{R}_{\mathrm{CS}}$ is calculated to be $114 \mathrm{k} \Omega$. Look for an available $100 \mathrm{k} \Omega$ thermistor, 0603 size. One such thermistor is the Vishay NTHS0603N01N1003JR NTC thermistor with $\mathrm{A}=0.3602$ and $\mathrm{B}=0.09174$. From these values, $\mathrm{r}_{\mathrm{CS} 1}=0.3795$, $\mathrm{r}_{\mathrm{CS} 2}=0.7195$, and $\mathrm{r}_{\mathrm{TH}}=1.075$.
Solving for $\mathrm{R}_{\text {TH }}$ yields $122.55 \mathrm{k} \Omega$, so $100 \mathrm{k} \Omega$ is chosen, making $\mathrm{k}=0.816$. Next, find $\mathrm{R}_{\mathrm{CS} 1}$ and $\mathrm{R}_{\mathrm{CS} 2}$ to be $35.3 \mathrm{k} \Omega$ and $87.9 \mathrm{k} \Omega$. Finally, choose the closest $1 \%$ resistor value, which yields a choice of $35.7 \mathrm{k} \Omega$ and $88.7 \mathrm{k} \Omega$.

## Load Line Setting

For load line values greater than $1 \mathrm{~m} \Omega, \mathrm{R}_{\mathrm{CSA}}$ can be set equal to $\mathrm{R}_{\mathrm{o}}$, and the LLSET pin can be directly connected to the CSCOMP pin. When the load line value needs to be less than $1 \mathrm{~m} \Omega$, two additional resistors are required. Figure 12 shows the placement of these resistors.


Figure 12. Load Line Setting Resistors

## ADP3198A

The two resistors $\mathrm{R}_{\mathrm{LL} 1}$ and $\mathrm{R}_{\mathrm{LL} 2}$ set up a divider between the CSCOMP pin and CSREF pin. This resistor divider is input into the LLSET pin to set the load line slope $\mathrm{R}_{\mathrm{o}}$ of the VR according to the following equation:

$$
\begin{equation*}
R_{O}=\frac{R_{L L 2}}{R_{L L 1}+R_{L L 2}} \times R_{C S A} \tag{14}
\end{equation*}
$$

The resistor values for $R_{L L 1}$ and $R_{L L 2}$ are limited by two factors.

- The minimum value is based upon the loading of the CSCOMP pin. This pin's drive capability is $500 \mu \mathrm{~A}$, and the majority of this should be allocated to the CSA feedback. If the current through $\mathrm{R}_{\mathrm{LL} 1}$ and $\mathrm{R}_{\mathrm{LL2}}$ is limited to $10 \%$ of this drive capability ( $50 \mu \mathrm{~A}$ ), the following limit can be placed on the minimum value for $\mathrm{R}_{\mathrm{LLI}}$ and $\mathrm{R}_{\mathrm{LL} 2}$ :

$$
\begin{equation*}
R_{L L 1}+R_{L L 2} \geq \frac{I_{L I M} \times R_{C S A}}{50 \times 10^{-6}} \tag{15}
\end{equation*}
$$

Here, $I_{L I M}$ is the current-limit current, which is the maximum signal level that the CSA responds to.

- The maximum value is based upon minimizing induced dc offset errors based on the bias current of the LLSET pin. To keep the induced dc error less than 1 mV , which makes this error statistically negligible, place the following limit on the parallel combination of $R_{L L 1}$ and $R_{L L 2}$ :

$$
\begin{equation*}
\frac{R_{L L 1} \times R_{L L 2}}{R_{L L 1}+R_{L L 2}} \leq \frac{1 \times 10^{-3}}{120 \times 10^{-9}}=8.33 \mathrm{k} \Omega \tag{16}
\end{equation*}
$$

Select minimum value resistors to reduce the noise and parasitic susceptibility of the feedback path.
By combining Equation 16 with Equation 14 and selecting minimum values for the resistors, the following equations result:

$$
\begin{align*}
& R_{L L 2}=\frac{I_{L I M} \times R_{O}}{50 \mu \mathrm{~A}}  \tag{17}\\
& R_{L L 1}=\left(\frac{R_{C S A}}{R_{O}}-1\right) \times R_{L L 2} \tag{18}
\end{align*}
$$

Therefore, both $\mathrm{R}_{\mathrm{LL1}}$ and $\mathrm{R}_{\mathrm{LL} 2}$ need to be in parallel and less than $8.33 \mathrm{k} \Omega$.

Another useful feature for some VR applications is the ability to select different load lines. Figure 12 shows an optional MOSFET switch that allows this feature. Here, design for $\mathrm{R}_{\mathrm{CSA}}=\mathrm{R}_{\mathrm{o}(\mathrm{MAX})}$ (selected with $\mathrm{Q}_{\mathrm{LL}}$ on), and then use Equation 14 to set $\mathrm{R}_{\mathrm{o}}=\mathrm{Ro}_{\mathrm{omin})}$ (selected with $\mathrm{Q}_{\mathrm{LL}}$ off).

For this design, $\mathrm{R}_{\mathrm{CSA}}=\mathrm{R}_{\mathrm{o}}=1 \mathrm{~m} \Omega$. As a result, connect LLSET directly to CSCOMP; the $\mathrm{R}_{\mathrm{LL1}}$ and $\mathrm{R}_{\mathrm{LL} 2}$ resistors are not needed.

## OUTPUT OFFSET

The Intel specification requires that at no load, the nominal output voltage of the regulator be offset to a value lower than the nominal voltage corresponding to the VID code. The offset is set by a constant current source flowing out of the FB pin ( $\mathrm{I}_{\mathrm{FB}}$ ) and flowing through $\mathrm{R}_{\mathrm{B}}$. The value of $\mathrm{R}_{\mathrm{B}}$ can be found using Equation 19.

$$
\begin{align*}
& R_{B}=\frac{V_{V I D}-V_{O N L}}{I_{F B}} \\
& R_{B}=\frac{1.3 \mathrm{~V}-1.285 \mathrm{~V}}{15 \mu \mathrm{~A}}=1.00 \mathrm{k} \Omega \tag{19}
\end{align*}
$$

The closest standard $1 \%$ resistor value is $1.00 \mathrm{k} \Omega$.

## Cout SELECTION

The required output decoupling for the regulator is typically recommended by Intel for various processors and platforms. Use some simple design guidelines to determine the requirements. These guidelines are based on having both bulk capacitors and ceramic capacitors in the system.

First, select the total amount of ceramic capacitance. This is based on the number and type of capacitor to be used. The best location for ceramic capacitors is inside the socket with 12 to 18, 1206 size being the physical limit. Other capacitors can be placed along the outer edge of the socket as well.
To determine the minimum amount of ceramic capacitance required, start with a worst-case load step occurring right after a switching cycle stops. The ceramic capacitance then delivers the charge to the load while the load is ramping up and until the VR has responded with the next switching cycle.
Equation 20 gives the designer a rough approximation for determining the minimum ceramic capacitance. Due to the complexity of the PCB parasitics and bulk capacitors, the actual amount of ceramic capacitance required can vary.

$$
\begin{equation*}
C_{Z(M I N)} \geq \frac{1}{R_{O}} \times\left[\frac{1}{f_{S W}} \times\left(\frac{1}{n}-D\right)-\frac{\Delta I_{O}}{2 S_{R}}\right] \tag{20}
\end{equation*}
$$

The typical ceramic capacitors consist of multiple $10 \mu \mathrm{~F}$ or $22 \mu \mathrm{~F}$ capacitors. For this example, Equation 20 yields $180.8 \mu \mathrm{~F}$, therefore, $18,10 \mu \mathrm{~F}$ ceramic capacitors suffice.

Next, an upper limit is imposed on the total amount of bulk capacitance ( $C x$ ) when the user considers the VID on-the-fly voltage stepping of the output (voltage step $\mathrm{V}_{\mathrm{v}}$ in time $\mathrm{t}_{\mathrm{v}}$ with error of $\mathrm{V}_{\text {ERR }}$ ).

A lower limit is based on meeting the capacitance for load release for a given maximum load step ( $\Delta \mathrm{I}$ ) and a maximum allowable overshoot. The total amount of load release voltage is given as $\Delta \mathrm{V}_{\mathrm{o}}=\Delta \mathrm{Io} \times \mathrm{R}_{\mathrm{o}}+\Delta \mathrm{V}_{\mathrm{rl}}$, where $\Delta \mathrm{V}_{\mathrm{rl}}$ is the maximum allowable overshoot voltage.

$$
\begin{align*}
& C_{X(M I N)} \geq\left(\frac{L \times \Delta I_{O}}{n \times\left(R_{O}+\frac{\Delta V_{r l}}{\Delta I_{O}}\right) \times V_{V I D}}-C_{Z}\right)  \tag{21}\\
& C_{X(M A X)} \leq \\
& \frac{L}{n K^{2} R_{O}^{2}} \times \frac{V_{V}}{V_{V I D}} \times\left(\sqrt{1+\left(t_{V} \frac{V_{V I D}}{V_{V}} \times \frac{n K R_{O}}{L}\right)^{2}}-1\right)-C_{Z} \tag{22}
\end{align*}
$$

where $K=-1 n\left(\frac{V_{E R R}}{V_{V}}\right)$.
To meet the conditions of these equations and transient response, the ESR of the bulk capacitor bank ( $\mathrm{R}_{\mathrm{x}}$ ) should be less than two times the droop resistance $\left(\mathrm{R}_{\mathrm{o}}\right)$. If the $\mathrm{Cx}_{\text {(MIN) }}$ is larger than $\mathrm{C}_{\mathrm{X}(\mathrm{MAX})}$, the system cannot meet the VID on-the-fly specification and may require the use of a smaller inductor or more phases (and may have to increase the switching frequency to keep the output ripple the same).

This example uses $18,10 \mu \mathrm{~F} 1206$ MLC capacitors ( $\mathrm{C}_{Z}=180 \mu \mathrm{~F}$ ). The VID on-the-fly step change is 450 mV in $230 \mu \mathrm{~s}$ with a settling error of 2.5 mV . The maximum allowable load release overshoot for this example is 50 mV . Therefore, solving for the bulk capacitance yields the following:

$$
\begin{aligned}
& C_{X(M I N)} \leq \\
& \left(\frac{320 \mathrm{nH} \times 100 \mathrm{~A}}{4 \times\left(1.0 \mathrm{~m} \Omega+\frac{50 \mathrm{mV}}{100 \mathrm{~A}}\right) \times 1.3 \mathrm{~V}}-180 \mu \mathrm{~F}\right)=3.92 \mathrm{mF} \\
& \left(\sqrt{1+\left(\frac{230 \mu \mathrm{~s} \times 1.3 \mathrm{~V} \times 4 \times 5.2 \times 1.0 \mathrm{~m} \Omega}{450 \mathrm{mV} \times 320 \mathrm{nH}}\right)^{2}}-1\right)-180 \mu \mathrm{~F} \\
& \left(\sqrt{4(M A X)} 5 \frac{320 \mathrm{nH} \times 450 \mathrm{mV}}{4 \times 5.2^{2} \times(1.0 \mathrm{~m} \Omega)^{2} \times 1.3 \mathrm{~V}} \times\right. \\
& =43.0 \mathrm{mF}
\end{aligned}
$$

where $K=5.2$.
Using $10,560 \mu \mathrm{~F}$ Al-Poly capacitors with a typical ESR of $6 \mathrm{~m} \Omega$ each yields $C_{x}=5.6 \mathrm{mF}$ with an $\mathrm{Rx}_{\mathrm{x}}=0.6 \mathrm{~m} \Omega$.
One last check should be made to ensure that the ESL of the bulk capacitors ( $\mathrm{L}_{\mathrm{x}}$ ) is low enough to limit the high frequency ringing during a load change.

This is tested using

$$
\begin{align*}
& L_{X} \leq C_{Z} \times R_{o^{2}} \times Q^{2} \\
& L_{X} \leq 180 \mu \mathrm{~F} \times(1 \mathrm{~m} \Omega)^{2} \times \frac{4}{3}=240 \mathrm{pH} \tag{23}
\end{align*}
$$

where $Q^{2}$ is limited to $4 / 3$ to ensure a critically damped system.
In this example, $\mathrm{L}_{\mathrm{x}}$ is approximately 240 pH for the 10 , Al-Poly capacitors, which satisfies this limitation. If the $\mathrm{L}_{\mathrm{x}}$ of the chosen bulk capacitor bank is too large, the number of ceramic capacitors needs to be increased, or lower ESL bulks need to be used if there is excessive undershoot during a load transient.
For this multimode control technique, all ceramic designs can be used providing the conditions of Equation 20 through Equation 23 are satisfied.

## POWER MOSFETS

For this example, the N -channel power MOSFETs have been selected for one high-side switch and two low-side switches per phase. The main selection parameters for the power MOSFETs are $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}, \mathrm{Q}_{\mathrm{G}}, \mathrm{C}_{\mathrm{ISS}}, \mathrm{C}_{\mathrm{RSS}}$, and $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$. The minimum gate drive voltage (the supply voltage to the ADP3120A) dictates whether standard threshold or logic-level threshold MOSFETs must be used. With $\mathrm{V}_{\text {GATE }} \sim 10 \mathrm{~V}$, logic-level threshold MOSFETs $\left(\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}<2.5 \mathrm{~V}\right)$ are recommended.

The maximum output current ( $\mathrm{I}_{\mathrm{O}}$ ) determines the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ requirement for the low-side (synchronous) MOSFETs. With the ADP3198A, currents are balanced between phases, thus, the current in each low-side MOSFET is the output current divided by the total number of MOSFETs ( $\mathrm{n}_{\mathrm{SF}}$ ). With conduction losses being dominant, Equation 24 shows the total power that is dissipated in each synchronous MOSFET in terms of the ripple current per phase $\left(\mathrm{I}_{\mathrm{R}}\right)$ and average total output current $\left(\mathrm{I}_{\mathrm{o}}\right)$.

$$
\begin{equation*}
P_{S F}=(1-D) \times\left[\left(\frac{I_{O}}{n_{S F}}\right)^{2}+\frac{1}{12} \times\left(\frac{n I_{R}}{n_{S F}}\right)^{2}\right] \times R_{D S(S F)} \tag{24}
\end{equation*}
$$

Knowing the maximum output current being designed for and the maximum allowed power dissipation, the user can find the required $\mathrm{RDS}_{\mathrm{DS}(\mathrm{ON})}$ for the MOSFET. For D-PAK MOSFETs up to an ambient temperature of $50^{\circ} \mathrm{C}$, a safe limit for $\mathrm{P}_{\mathrm{SF}}$ is 1 W to 1.5 W at a $120^{\circ} \mathrm{C}$ junction temperature. Therefore, for this example (119 A maximum), $\mathrm{R}_{\mathrm{DS}(\mathrm{SF})}\left(\right.$ per MOSFET) $<7.5 \mathrm{~m} \Omega$. This $\mathrm{R}_{\mathrm{DS}(\mathrm{SF})}$ is also at a junction temperature of about $120^{\circ} \mathrm{C}$. As a result, users need to account for this when making this selection. This example uses two lower-side MOSFETs at $4.8 \mathrm{~m} \Omega$, each at $120^{\circ} \mathrm{C}$.
Another important factor for the synchronous MOSFET is the input capacitance and feedback capacitance. The ratio of the feedback to input needs to be small (less than $10 \%$ is recommended) to prevent accidental turn-on of the synchronous MOSFETs when the switch node goes high.

## ADP3198A

Also, the time to switch the synchronous MOSFETs off should not exceed the nonoverlap dead time of the MOSFET driver (40 ns typical for the ADP3120A). The output impedance of the driver is approximately $2 \Omega$, and the typical MOSFET input gate resistances are about $1 \Omega$ to $2 \Omega$. Therefore, a total gate capacitance of less than 6000 pF should be adhered to. Because two MOSFETs are in parallel, the input capacitance for each synchronous MOSFET should be limited to 3000 pF .

The high-side (main) MOSFET has to be able to handle two main power dissipation components: conduction and switching losses. The switching loss is related to the amount of time it takes for the main MOSFET to turn on and off, and to the current and voltage that are being switched. Basing the switching speed on the rise and fall time of the gate driver impedance and MOSFET input capacitance, Equation 25 provides an approximate value for the switching loss per main MOSFET.

$$
\begin{equation*}
P_{S(M F)}=2 \times f_{S W} \times \frac{V_{C C} \times I_{O}}{n_{M F}} \times R_{G} \times \frac{n_{M F}}{n} \times C_{I S S} \tag{25}
\end{equation*}
$$

where:
$n_{M F}$ is the total number of main MOSFETs.
$R_{G}$ is the total gate resistance ( $2 \Omega$ for the ADP3120A and about $1 \Omega$ for typical high speed switching MOSFETs, making $R_{G}=3 \Omega$ ). $C_{\text {ISS }}$ is the input capacitance of the main MOSFET.
Adding more main MOSFETs ( $\mathrm{n}_{\mathrm{MF}}$ ) does not help the switching loss per MOSFET because the additional gate capacitance slows switching. Use lower gate capacitance devices to reduce switching loss.
The conduction loss of the main MOSFET is given by

$$
\begin{equation*}
P_{C(M F)}=D \times\left[\left(\frac{I_{O}}{n_{M F}}\right)^{2}+\frac{1}{12} \times\left(\frac{n \times I_{R}}{n_{M F}}\right)^{2}\right] \times R_{D S(M F)} \tag{26}
\end{equation*}
$$

where $R_{D S(M F)}$ is the on resistance of the MOSFET.
Typically, for main MOSFETs, the highest speed (low Ciss) device is preferred, but these usually have higher on resistance. Select a device that meets the total power dissipation (about 1.5 W for a single D-PAK) when combining the switching and conduction losses.

For this example, an NTD40N03 is selected as the main MOSFET (eight total; $\mathrm{n}_{\mathrm{MF}}=8$ ), with $\mathrm{C}_{\text {ISS }}=584 \mathrm{pF}$ (maximum) and $\mathrm{R}_{\mathrm{DS}(\mathrm{MF})}=19 \mathrm{~m} \Omega$ (maximum at $\mathrm{T}_{\mathrm{J}}=120^{\circ} \mathrm{C}$ ). An NTD110N02 is selected as the synchronous MOSFET (eight total; $\mathrm{n}_{\mathrm{SF}}=8$ ), with $\mathrm{C}_{\text {ISS }}=2710 \mathrm{pF}$ (maximum) and $\mathrm{R}_{\mathrm{DS}(\mathrm{SF})}=4.8 \mathrm{~m} \Omega$ (maximum at $\mathrm{T}_{\mathrm{J}}=120^{\circ} \mathrm{C}$ ). The synchronous MOSFET CIsS is less than 3000 pF , satisfying this requirement.

Solving for the power dissipation per MOSFET at $\mathrm{Io}=119 \mathrm{~A}$ and $\mathrm{I}_{\mathrm{R}}=11 \mathrm{~A}$ yields 958 mW for each synchronous MOSFET and 872 mW for each main MOSFET. A guideline to follow is to limit the MOSFET power dissipation to 1 W . The values calculated in Equation 25 and Equation 26 comply with this guideline.

Finally, consider the power dissipation in the driver for each phase. This is best expressed as $\mathrm{Q}_{\mathrm{G}}$ for the MOSFETs and is given by Equation 27.

$$
\begin{equation*}
P_{D R V}=\left[\frac{f_{S W}}{2 \times n} \times\left(n_{M F} \times Q_{G M F}+n_{S F} \times Q_{G S F}\right)+I_{C C}\right] \times V_{C C} \tag{27}
\end{equation*}
$$

where:
$Q_{G M F}$ is the total gate charge for each main MOSFET.
$Q_{G S F}$ is the total gate charge for each synchronous MOSFET.
Also shown is the standby dissipation factor ( $\mathrm{I}_{\mathrm{CC}} \times \mathrm{V}_{\mathrm{CC}}$ ) of the driver. For the ADP3120A, the maximum dissipation should be less than 400 mW . In this example, with $\mathrm{I}_{\mathrm{CC}}=7 \mathrm{~mA}, \mathrm{Q}_{\mathrm{GMF}}=5.8 \mathrm{nC}$, and $\mathrm{Q}_{\text {GFF }}=48 \mathrm{nC}$, there is 297 mW in each driver, which is below the 400 mW dissipation limit. See the ADP3120A data sheet for more details.

## RAMP RESISTOR SELECTION

The ramp resistor $\left(\mathrm{R}_{\mathrm{R}}\right)$ is used for setting the size of the internal PWM ramp. The value of this resistor is chosen to provide the best combination of thermal balance, stability, and transient response. Equation 28 is used for determining the optimum value.

$$
\begin{align*}
& R_{R}=\frac{A_{R} \times L}{3 \times A_{D} \times R_{D S} \times C_{R}}  \tag{28}\\
& R_{R}=\frac{0.2 \times 320 \mathrm{nH}}{3 \times 5 \times 2.4 \mathrm{~m} \Omega \times 5 \mathrm{pF}}=356 \mathrm{k} \Omega
\end{align*}
$$

where:
$A_{R}$ is the internal ramp amplifier gain.
$A_{D}$ is the current balancing amplifier gain.
$R_{D S}$ is the total low-side MOSFET on resistance.
$C_{R}$ is the internal ramp capacitor value.
The internal ramp voltage magnitude can be calculated by using

$$
\begin{align*}
& V_{R}=\frac{A_{R} \times(1-D) \times V_{V I D}}{R_{R} \times C_{R} \times f_{S W}}  \tag{29}\\
& V_{R}=\frac{0.2 \times(1-0.108) \times 1.3 \mathrm{~V}}{357 \mathrm{k} \Omega \times 5 \mathrm{pF} \times 330 \mathrm{kHz}}=394 \mathrm{mV}
\end{align*}
$$

The size of the internal ramp can be made larger or smaller. If it is made larger, stability and noise rejection improves, but transient degrades. Likewise, if the ramp is made smaller, transient response improves at the sacrifice of noise rejection and stability.
The factor of 3 in the denominator of Equation 28 sets a ramp size that gives an optimal balance for good stability, transient response, and thermal balance.

## ADP3198A

## COMP PIN RAMP

A ramp signal on the COMP pin is due to the droop voltage and output voltage ramps. This ramp amplitude adds to the internal ramp to produce the following overall ramp signal at the PWM input:

$$
\begin{equation*}
V_{R T}=\frac{V_{R}}{\left(1-\frac{2 \times(1-n \times D)}{n \times f_{S W} \times C_{X} \times R_{O}}\right)} \tag{30}
\end{equation*}
$$

In this example, the overall ramp signal is 0.46 V . However, if the ramp size is smaller than 0.5 V , increase the ramp size to be at least 0.5 V by decreasing the ramp resistor for noise immunity. Because there is only 0.46 V initially, a ramp resistor value of $332 \mathrm{k} \Omega$ is chosen for this example, yielding an overall ramp of 0.51 V .

## CURRENT-LIMIT SETPOINT

To select the current-limit setpoint, first find the resistor value for $\mathrm{R}_{\text {LIM. }}$. The current-limit threshold for the ADP3198A is set with a constant current source flowing out of the ILIMIT pin, which sets up a voltage ( $\mathrm{V}_{\text {LIM }}$ ) across $\mathrm{R}_{\text {LIM }}$ with a gain of $82.6 \mathrm{mV} / \mathrm{V}$ (ALIM). Thus, increasing R R ${ }_{\text {LIM }}$ now increases the current limit. $\mathrm{R}_{\text {LIM }}$ can be found using

$$
\begin{equation*}
R_{L I M}=\frac{V_{C L}}{A_{L I M} \times I_{\text {ILIMIT }}}=\frac{I_{L I M} \times R_{C S A}}{82.6 \mathrm{mV}} \times R_{R E F} \tag{31}
\end{equation*}
$$

Here, $I_{L I M}$ is the peak average current limit for the supply output. The peak average current is the dc current limit plus the output ripple current. In this example, choosing a dc current limit of 159 A and having a ripple current of 11 A gives an $\mathrm{I}_{\text {LIM }}$ of 170 A . This results in an $\mathrm{R}_{\mathrm{LIM}}=205.8 \mathrm{k} \Omega$, for which $205 \mathrm{k} \Omega$ is chosen as the nearest $1 \%$ value.
The per-phase initial duty cycle limit and peak current during a load step are determined by

$$
\begin{align*}
& D_{M A X}=D \times \frac{V_{\operatorname{COMP}(M A X)}-V_{B I A S}}{V_{R T}}  \tag{32}\\
& I_{P H M A X} \cong \frac{D_{M A X}}{f_{S W}} \times \frac{\left(V_{I N}-V_{V I D}\right)}{L} \tag{33}
\end{align*}
$$

For the ADP3198A, the maximum COMP voltage ( $\mathrm{V}_{\text {COMP(MAx) }}$ ) is 4.0 V , and the COMP pin bias voltage $\left(\mathrm{V}_{\text {BIAS }}\right)$ is 1.1 V . In this example, the maximum duty cycle is 0.61 and the peak current is 62 A .
The limit of the peak per-phase current described earlier during the secondary current limit is determined by

$$
\begin{equation*}
I_{P H L I M} \cong \frac{V_{\text {COMP(CLAMPED })}-V_{\text {BIAS }}}{A_{D} \times R_{D S(M A X)}} \tag{34}
\end{equation*}
$$

For the ADP3198A, the current balancing amplifier gain $\left(\mathrm{A}_{\mathrm{D}}\right)$ is 5 and the clamped COMP pin voltage is 2 V . Using an $\mathrm{R}_{\mathrm{DS}(\mathrm{MAX})}$ of $2.8 \mathrm{~m} \Omega$ (low-side on resistance at $150^{\circ} \mathrm{C}$ ) results in a per-phase peak current limit of 64 A . This current level can be reached only with an absolute short at the output and only if the current-limit latch-off function shuts down the regulator before overheating can occur.

## FEEDBACK LOOP COMPENSATION DESIGN

Optimized compensation of the ADP3198A allows the best possible response of the regulator output to a load change.
The basis for determining the optimum compensation is to make the regulator and output decoupling appear as an output impedance that is entirely resistive over the widest possible frequency range, including dc, and equal to the droop resistance ( $\mathrm{R}_{\mathrm{o}}$ ). With the resistive output impedance, the output voltage droops in proportion to the load current at any load current slew rate. This ensures optimal positioning and minimizes the output decoupling.
Because of the multimode feedback structure of the ADP3198A, the feedback compensation must be set to make the converter output impedance work in parallel with the output decoupling to make the load look entirely resistive. Compensation is needed for several poles and zeros created by the output inductor and the decoupling capacitors (output filter).

A type three compensator on the voltage feedback is adequate for proper compensation of the output filter. Equation 35 to Equation 39 are intended to yield an optimal starting point for the design; some adjustments may be necessary to account for PCB and component parasitic effects (see the Tuning the ADP3198A section).


[^0]:    ${ }^{1}$ Protected by U.S. Patent Number 6,683,441; other patents pending.

[^1]:    ${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
    ${ }^{2}$ Guaranteed by design or bench characterization, not tested in production.

