imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





5-Bit, Programmable, Single-Phase, Synchronous Buck Controller

ADP3209

FEATURES

Single-chip solution

- Fully compatible with the Intel® GMCH chipset voltage regulator specifications
- Integrated MOSFET drivers
- ±8 mV worst-case differentially sensed core voltage error over temperature
- Automatic power-saving modes maximize efficiency during light load operation

Soft transient control reduces inrush current and audio noise Independent current limit and load line setting inputs for

additional design flexibility

Built-in power-good masking supports

voltage identification (VID) on-the-fly transients 5-bit, digitally programmable DAC with 0.4 V to 1.25 V output Short-circuit protection with programmable latch-off delay Output power or current monitor options 32-lead LFCSP

APPLICATIONS

Notebook power supplies for next-generation Intel chipsets

GENERAL DESCRIPTION

The ADP3209 is a highly efficient, single-phase, synchronous buck switching regulator controller. With its integrated drivers, the ADP3209 is optimized for converting the notebook battery voltage to render the supply voltage required by high performance Intel chipsets. An internal 5-bit DAC is used to read a VID code directly from the chipset and to set the GMCH core voltage to a value within the range of 0.4 V to 1.25 V.

The ADP3209 uses a multimode architecture. It provides programmable switching frequency that can be optimized for efficiency depending on the output current requirement. In addition, the ADP3209 includes a programmable load line slope function to adjust the output voltage as a function of the load current so that the core voltage is always optimally positioned for a load transient. The ADP3209 also provides accurate and reliable current overload protection and a delayed power-good output. The IC supports on-the-fly output voltage changes requested by the chipset.

The ADP3209 is specified over the extended commercial temperature range of 0°C to 100°C and is available in a 32-lead LFCSP.



©2008 SCILLC. All rights reserved. January 2008 – Rev. 2

FUNCTIONAL BLOCK DIAGRAM

TABLE OF CONTENTS

Features1
Applications
General Description1
Functional Block Diagram1
Revision History2
Specifications
Timing Diagram6
Absolute Maximum Ratings7
ESD Caution7
Pin Configuration and Function Descriptions8
Typical Performance Characteristics10
Theory of Operation
Operation Modes
Differential Sensing of Output Voltage15
Output Current Sensing15
Active Impedance Control Mode15
Voltage Control Mode16
Power-Good Monitoring16
Power-Up Sequence and Soft Start16
VID Change and Soft Transient16
Current Limit, Short-Circuit, and Latch-Off Protection17
Output Crowbar

Reverse Voltage Protection	18
Output Enable and UVLO	19
Power Monitor Function	19
Application Information	22
Setting the Clock Frequency for PWM	22
Setting the Switching Frequency for RPM Operation	22
Soft Start and Current Limit Latch-Off Delay Times	22
Inductor Selection	23
C _{OUT} Selection	25
Power MOSFETs	26
Ramp Resistor Selection	27
COMP Pin Ramp	27
Current Limit Setpoint	27
Power Monitor	27
Feedback Loop Compensation Design	27
C _{IN} Selection and Input Current di/dt Reduction	29
Soft Transient Setting	29
Tuning Procedure for ADP3209	29
Layout and Component Placement	30
Outline Dimension	32
Ordering Guide	32

REVISION HISTORY

01/08 - Rev 2: Conversion to ON Semiconductor

9/07—Rev. Sp0 to Rev. SpA

Changes to Absolute Maximum Ratings	7
Change to Table 3	8
Change to the Setting the Clock Frequency for PWM Section	22
Changes to Ordering Guide	32

10/06—Revision Sp0: Initial Version

SPECIFICATIONS

VCC = 5 V, FBRTN = GND, VARFREQ = low, $V_{VID} = 1.25 V$, $T_A = 0^{\circ}C$ to 100°C, unless otherwise noted.¹ Current entering a pin (sunk by the device) has a positive sign.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
VOLTAGE ERROR AMPLIFIER						
Output Voltage Range ²	V _{COMP}		0.8		3.6	V
COMP Clamp	VCOMP	CSREF < 0.2 V		1.6		V
DC Accuracy	VFB	Relative to nominal V_{VID} , LLINE = CSREF,	-8		+8	mV
		V _{VID} range = 0.4000 V to 1.25000 V				
Load Line Positioning Accuracy	ΔV_{FB}	LLINE - CSREF = -80 mV	76	80	83	mV
		LLINE - CSREF = -200 mV	190	200	210	mV
LLINE Input Bias Current	ILLINE		-80		+80	nA
Differential Nonlinearity			-1		+1	LSB
VCC Line Regulation	ΔV_{FB}	VCC = 4.75 V to 5.25 V		0.05		%
Input Bias Current	I _{FB}		-1		+1	μA
FBRTN Current	IFBRTN			200	400	μA
Output Current	ICOMP	FB forced to V _{VID} – 3%		500		μΑ
Gain Bandwidth Product ²	GBW(ERR)	$COMP = FB, C_{COMP} = 0 pF$		20		MHz
Slew Rate ²		$C_{COMP} = 10 \text{ pF}$		25		V/µs
VID DAC INPUTS						
Input Low Voltage	VIL	VID(x)			0.5	V
Input High Voltage	VIH	VID(x)	2.2			V
Input Current	I _{IN(VID)}	Sink current		1		μΑ
VID Transition Delay Time ²		VID code change to FB change	400			ns
OSCILLATOR						
Frequency Range ²	fosc		0.3		3	MHz
Oscillator Frequency	fosc	$\overline{\text{VARFREQ}} = \text{high}, \text{RT} = 250 \text{ k}\Omega$		550		kHz
		$\overline{\text{VARFREQ}}$ = high, RT = 125 k Ω		1		MHz
RT Output Voltage	V _{RT}	$\overline{VARFREQ} = Iow, V_{VID} = 1.250 V$	1.09	1.125	1.2	V
		VARFREQ = high (forced PWM mode)	1.6	1.7	1.8	V
VRPM Reference Voltage	VVRPM	$I_{VRPM} = 0 \ \mu A$	0.95	1	1.05	V
		Ι _{VRPM} = 120 μΑ	0.95	1	1.05	V
RPM Output Current	I _{RPM}	$V_{VID} = 1.250 \text{ V}, R_T = 250 \text{ k}\Omega$		-5		μA
RPM Comparator Offset	V _{OS(RPM)}	$V_{OS(RPM)} = V_{COMP} - V_{RPM}$		-11		mV
RAMP Input Voltage	VRAMP		0.9	1.0	1.1	V
RAMP Input Current Range	IRAMP	EN = high	1		50	μA
RAMP Input Current in Shutdown		EN = low or in UVLO, RAMP = 19 V		1		μΑ
CURRENT SENSE AMPLIFIER						
Offset Voltage	Vos(csa)	CSFB – CSREF	-1.2		+1.2	mV
Input Bias Current	IBIAS(CSFB)		-65		+65	nA
Gain Bandwidth Product ²	GBW(CSA)			6		MHz
Slew Rate ²		C _{cscomp} = 10 pF		10		V/µs
Input Common-Mode Range ²		CSFB and CSREF	0		3.5	V
Output Voltage Range	Vcscomp		0.05		2.7	V
Output Current	ICSCOMP	Sink current	400	1000		μΑ
		Source current		-15	-8	mA

SWTCH AMPLIFIERJoint BasisJoint	Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Common-Mode Range ² Var -400 +200 mV Input Resistance Rav SW = 0 V 10 45 60 K2 Input Corrent Iav SW = 0 V -6 -4 mV Zero Current Switching Threshold torson SW alling -74 mV OLM Inform Off Threshold torson SW alling -74 mV OUtput COMPARATOR 0.5 -7 mV mV Output Corrent Kow Voim Voime -10 µA Corrent Limit Threshold Voltage Vrim Voime -7.5 -7.5 µA Output Current In moring startup, Via < 1.7 V	SWITCH AMPLIFIER						
Input ResistanceRes Input Current304560kC MCInput Current Switching Threshold DCM Minimum Off Time Masking UncessingVices VicesSW = 0 V6mVOutput Voltage Range' Output CurrentVices VicesVices0.53VicesOutput Current Current Limit Threshold Voltage Current Limit Setting RatioVicesVices0.53VicesOutput Current Output CurrentVicesVices1.25 V0.53VicesOutput Current Output CurrentVicesVices1.7 V1.522.5µAOutput Current Output CurrentVicesDuring startup, Vice (1.7 V)1.522.5µANormal Mode Operating Voltage Current Limit Lach-Of VoltageVicesCurrent limit, Vice > 1.7 V1.522.5µAST Sourcing Current St Sourcing Current Input Lach-Of VoltageVicesCurrent limit or PWRGD failure, SS failing1.61.71.8VST Sourcing Current Input Lach-Of WoltageVicesST = Vice - 0.3 V1.5µAµAST Sourcing Current Input Lach-Of MoltageVicesST = Vice, Ist Alling1.01.0mVST Sourcing Current Input Law Of MoltageViceViceIst Alling1.01.0mVSt Offset VoltageViceViceST falling1.01.01.01.01.0St Offset VoltageViceViceST falling1.0-	Common-Mode Range ²	Vsw		-400		+200	mV
Input Current bx bx W = 0 V -4 -4 -4 mV Zero Current Switching Threshold Swifalling -75 mV CURRENT LIMIT COMPARATOR 0.5 3 V Output Current Ioaw Vouw = 1.25 V 0.5 3 V Current Limit Threshold Voltage Vom Vom Von 0.1 mV SOFT START/LATCH-OFF TIMER Output Stanty ATCH-OFF TIMER 0.1 -75 -75 µA Output Current Isc During startup, Vs < 1.7V	Input Resistance	Rsw		30	45	60	kΩ
Zero Current Switching Threshold DCM Minimum Off Time Masking V _{XSSM0} SW falling SW falling 6 mV Output Voltage Range' Output Voltage Range' Current Limit Threshold Voltage V _{Cam} 0.5 3 V Output Voltage Range' Output Current V _{Cam} V _{Cam} = 1.25 V 0.5 105 125 145 mV Current Limit Setting Ratio V _{Cam} V _{Cam} = 1.25 V 0.1 -	' Input Current	Isw	SW = 0V		-4		μA
DEM Minimum Off Time Masking toward SW failing 475 ns CURRENT LIMIT COMPARTOR 0.1 3 V Output Urrent kom V.cm 3 V Current Limit Setting Ratio V.cm V.cm 105 125 MV Output Urrent kom V.cm V.cm 0.1 mV SOFT START/LATCH-OFT TIMER During startup, Vis < 1.7 V	Zero Current Switching Threshold	V _{ZCS(SW)}			-6		mV
CURRENT LIMIT COMPARATOR V.11/V V.11/V 0.5 3 V Output Voltage Range ²¹ V.11/V V.11/V 0.5 3 V Current Limit Threshold Voltage V.11/V V.11/V V.11/V 0.5 105 125 145 mV SOFT START/LATCH-OFF TIMER Output Current In During startup, Vrs.<1.7 V	DCM Minimum Off Time Masking	toffmask	SW falling		475		ns
Output Voltage Range ² V _{CUM} V _{CUM} V _{CUM} 0.5 3 V Output Current V _{LM} V _{CUM} = 1.25 V -10 µA Current Limit Setting Ratio V _{CUM} = 1.25 V 0.1 mV SOFT START/LATCH-OFF TIMER Us During startup, V _{SS} < 1.7 V	CURRENT LIMIT COMPARATOR						
Output Current Insu Visue 1.25 V -10 μA Current Limit Threshold Voltage Visuer - Viscose, Risker 125 kΩ 105 125 145 mV SOFT START/LATCH-OFF TIMER Is During startup, Vis < 1.7 V	Output Voltage Range ²	VCLIM		0.5		3	V
Current Limit Threshold Voltage Current Limit Setting Ratio VEast - Vascaw, Rcaw = 125 kΩ 105 125 145 mV OUtput Current Ins During startup, Vis < 1.7V	Output Current	СЦМ	V _{CLM} = 1.25 V		-10		uА
Current Limit Setting RatioVol.VCLIMVol.VCLIMInternational ModelInternational Model<	Current Limit Threshold Voltage	VCITH	VCSREE – VCSCOMP. RCIM = 125 k Ω	105	125	145	mV
SOFT START/LATCH-OFF TIMER During Startup, Vis < 1.7V -11 -7.5 -5 μÅ Output Current ks During startup, Vis < 1.7V	Current Limit Setting Ratio				0.1		
Dort Museum of Mutan Iss During startup, Vis < 1.7 V -11 -7.5 -5 µA Output Current In normal mode, Viss > 1.7 V 1.5 2 2.5 µA Termination Threshold Voltage Viness During startup 1.6 1.7 1.8 V Current Limit Latch-Off Voltage Vicessi Current limit or PWRGD failure, SS failing 1.6 1.7 1.8 V ST Sourcing Current Issourcestring ST = Voic - 0.3 V -7.5 µA ST Offset Voltage Voisstring ST = Voic + 0.3 V 2.5 µA ST Offset Voltage Voisstring ST = Voic + 0.3 V 2.5 µA ST Offset Voltage Voisstring [ST - Voie], ST falling -10 +35 mV Input Low Voltage Vie Vie Vie Vie 0.7 V Input Low Voltage Vie Nin EN -0.7 V V Input Low Voltage Vie Nin EN -0.7 V V Inpu	SOFT START/LATCH-OFF TIMER						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Output Current	lss	During startup $V_{ss} < 1.7 V$	_11	-75	-5	μА
In current limit, V3 > 1.7V1.522.5 μA Termination Threshold Voltage Normal Mode Operating Voltage Current Limit Latch-Off VoltageV $\lambda_{after} PWRGD goes high$ 1.61.71.8VSOFT TRANSIENT CONTROL ST Sourcing Current $\lambda_{after} PWRGD failure, SS falling1.61.71.8VSOFT TRANSIENT CONTROLST Sourcing Current\lambda_{assurp}ST = Vox < -0.3 V$	ouput current	133	In normal mode $V_{cc} > 1.7 V$		-48	5	цА
Termination Threshold Voltage Normal Mode Operating Voltage Current Limit Latch-Off VoltageInclusing Sartar After PWRGD goes high1.61.71.8VSOFT TRANSIENT CONTROL ST Sourcing CurrentVILOSSICurrent limit or PWRGD failure, SS falling1.61.71.8VST Sourcing Current ST Sourcing CurrentIssuest IssuestST = Vox - 0.3 V ST = Vox + 0.3 V-7.5 μA ST Sourcing Current Minimum CapacitanceIssuest CarST = Vox + 0.3 V 			In current limit $V_{ss} > 1.7V$	15	2	25	μA
Normal Mode Operating Voltage Current Limit Latch-Off VoltageValues ValuesJump Mode Operating Voltage ValuesVGUTTRANSIENT CONTROL ST Sourcing Current ST Surking Current Minimum CapacitanceST = Vox - 0.3 V ST = Vox - 4.3 V ST = Vox - 1.0-7.5 HA HA HA HA HA HA HA HA HA HIMIN MINIMUM Capacity SYSTEM LOGIC INPUTS Input Low Voltage Input Ling Voltage Vieit Input High Voltage Vieit Input High Voltage Input Current Input CurrentValues Ha Ha HIMIN EN = Vrach high-to-low or low-to-high Relative to Vvid = 0.4 V to 1.25 V Relative to Vvid = 0.4 V to 1.25 V SUMERED Relative to FBRTN-425 -300-300 mV mV MV SUMERED Relative to FBRTNPWRGD Output Leakage Current PWRGD Output Leakage Current PWRGD Output Leakage Current PMON Solitator Frequency PMON Discillator Frequency PMON Solitage Range2Values PMON = 5 V PMON Solitator Frequency PMON Solitator Frequency PMON Solitator Frequency PMON Solitator FrequencyNortester PMON Solitator Frequency PMON Solitator Frequency PMON Solitator Frequency PMON Solitator Frequency PMON Solitator Frequency PMON Sol	Termination Threshold Voltage	VTU(CC)	During startup	1.5	17	1.8	V
Normal mode Operating YordageVisionCurrent limit or PWRGD failure, SS falling1.61.71.8VSOFT TRANSLENT CONTROLST = Visic - 0.3 V -7.5 μ AST Sourcing CurrentIsourcentIsourcentST = Visic - 0.3 V -7.5 μ AST Starking CurrentIsourcentIsourcentST = Visic - 0.3 V -7.5 μ AST Starking CurrentIsourcentIsourcentIsourcent μ AMinimum CapacitanceCsrIST - Vine) AT failing -10 $+35$ mVComparator ThresholdVisits)IST - Vine), ST failing 100 -00 $+35$ mVSYSTEM LOGIC INPUTSIsourcentIsourcent V_{IH} VARFREQ 4 V V Input Low VoltageVisitVisitEN 2.3 V V V Input Low VoltageVisitEN 2.3 V V V Input CurrentIsitEN 2.3 V V V Input CurrentIsitEN Visit Fibro-low or low-to-high 60 V μ CSREF Undervoltage ThresholdVisit StartRelative to Visit $0.4V$ to 1.25 V -300 mVCSREF Reverse Voltage DetectionVisit StartRelative to FBRTN 1.65 1.7 1.75 V PWRGD Output Low VoltageVisit StartRelative to FBRTN 60 100 mVPWRGD Output Low VoltageVisit Start C C 30 M M CSREF reverse Vo	Normal Mode Operating Voltage	▼ I⊓(55)	After PWRGD goes high	1.0	20	1.0	v
Content Limit of Windback Of VoltageVincsContent Limit of Windback Of Voltage1.0 </td <td>Current Limit Latch-Off Voltage</td> <td>VIII OVER)</td> <td>Current limit or PWRGD failure SS falling</td> <td>16</td> <td>17</td> <td>1 8</td> <td>v</td>	Current Limit Latch-Off Voltage	VIII OVER)	Current limit or PWRGD failure SS falling	16	17	1 8	v
ST SurviceST SurviceST = Vax - 0.3 V -7.5 μ AST SurviceVoisionST = Vax - 0.3 V2.5 μ AST SurviceVoisionST = Vax - 0.3 V2.5 μ AST Offset VoltageVoision[ST - Vve] at the end of PWRGD masking -10 $+35$ mVMinimum CapacitanceCsr[ST - Vve] at the end of PWRGD masking -10 $+35$ mVComparator ThresholdSYSTEM LOGIC INPUTS[ST - Vve] at the end of PWRGD masking 100 mV Input Low VoltageVieVarRERQ4 V V Input High VoltageVieVarRERQ4 V V Input CurrentInvEN V_{ARFREQ} 20 n n POWER GOODInvEN = Vrie, high-to-low or low-to-high 60 mV mV CSREF Ordervoltage ThresholdVoiccisterRelative to Vvic $= 0.4$ V to 1.25 V -300 mV CSREF Corewbar (Overvoltage Protection) ThresholdVoiccisterRelative to FBRTN 1.65 1.7 1.75 V CSREF raining -425 -300 mV mV mV mV mV PWRGD Output Low Voltage PWRGD Dutput Lew Koltage Current $VoiccisterImAImAMVmVPWRGD Masking TimeImAImAImAImAImAImAPMON Dist Voltage RegressionImAImAImAImAImAPMON Dist ResistanceImAImAImA$		V ILO(SS)	Current in the of twildb failure, 55 failing	1.0	1.7	1.0	v
ST Sinking CurrentISOURCE(S)ST = Vox (= 0.3 V $= 7.3$ μA ST Sinking CurrentISINKET)ST = Vox (= 0.3 V2.5 μA ST Offset VoltageVoxSIT $ ST - Vox $ at the end of PWRGD masking -10 $+35$ mVMinimum CapacitanceCr 100 $= 7.3$ μA Extended PWRGD Masking ∇_{restT} $ ST - Vox $, ST falling 100 $= 7.3$ μA SYSTEM LOGIC INPUTS $ ST - Vox $, ST falling 150 mV mV Input Low VoltageVitVARFREQ 4 V V Input High VoltageVit $VARFREQ$ 4 V V Input CurrentInEN $VARFREQ$ 4 V Input CurrentInEN = Vnit, high-to-low or low-to-high 60 W W CSREF Undervoltage Threshold $V_{VoxCSRE7}$ Relative to $V_{D} = 0.4 V$ to $1.25 V$ -300 mV CSREF Forward (Vorword) (Vower) (Vower)Relative to FBRTN 1.65 1.7 1.75 V CSREF Feverse Voltage Detection $V_{Vower)$ Relative to FBRTN 1.65 1.7 1.75 V PWRGD Output Low Voltage $V_{VWRCSRE7}$ Relative to FBRTN 100 mV M PWRGD Nutre Leakage Current $V_{WRCSRE7}$ ImA ImA ImA ImA PMON Dest MontroR ImA ImA ImA ImA ImA PMON Decidader Frequency ImA ImA ImA ImA ImA PMON Desil	ST Sourcing Current	1	ST - Vous 0.2 V		75		
S1 animity S1 = Vac + 0.3 V 2.3 V μA ST Offset Voltage Voss70 S1 = Vac) at the end of PWRGD masking -10 +35 N mV Minimum Capacitance Cst 100 -10 +35 N mV Extended PWRGD Masking V _{InUS7} [ST – Vac), ST falling 100 -0.7 V SYSTEM LOGIC INPUTS VIL VARFREQ 4 -0.7 V Input Low Voltage VIL VARFREQ 4 -0.7 V Input Low Voltage VIL EN 2.3 0.7 V Input Current Inv EN 2.3 V 1.0 V CSREF Undervoltage Threshold Voucsaer) Relative to Vap = 0.4 V to 1.25 V -300 mV MV CSREF Corewbar (Overvoltage Threshold Voucsaer) Relative to FBRTN 1.65 1.7 1.75 V CSREF Reverse Voltage Detection Yeverse Voltage Voucsaer) Relative to FBRTN 60 100 mV PWRGD Output Low Voltage Voucsaer) <td>ST Sourcing Current</td> <td>ISOURCE(ST)</td> <td>$ST = V_{DAC} - 0.3 V$</td> <td></td> <td>-7.5</td> <td></td> <td>μΑ</td>	ST Sourcing Current	ISOURCE(ST)	$ST = V_{DAC} - 0.3 V$		-7.5		μΑ
STO INSECUTINGEVolgenININPIINPI <th< td=""><td>ST Sinking Current</td><td>ISINK(ST)</td><td>SI = VDAC + U.SV</td><td>10</td><td>2.5</td><td>1.25</td><td>μA m)/</td></th<>	ST Sinking Current	ISINK(ST)	SI = VDAC + U.SV	10	2.5	1.25	μA m)/
Minimum capacitance Extended PWRGD Masking Comparator ThresholdCFrIoUIDUIPSYSTEM LOGIC INPUTS Input Low VoltageVILVARFREQ150mVSYSTEM LOGIC INPUTS 	STOTISET Voltage	VOS(ST)	$ S = V_{MD} $ at the end of PWRGD masking	-10		+35	mv nF
Extended PWinkQD Masking Comparator Threshold VTIN(ST) [SI = Vunp, SI Tailing ISU mV SYSTEM LOGIC INPUTS Input Low Voltage VI. VARFREQ 0.7 V Input High Voltage VI. EN 1.0 V Input Gurrent Inv EN 2.3 V Input Current Inv EN 2.3 V Input Current Inv EN 2.3 V CSREF Undervoltage Threshold Vuncsmerj Relative to Vunp = 0.4 V to 1.25 V -300 mV CSREF Crowbar (Overvoltage Threshold Vuncsmerj Relative to Vunp = 0.4 V to 1.25 V -300 mV CSREF Crowbar (Overvoltage Threshold Vuncsmerj Relative to FBRTN 1.65 1.7 1.75 V CSREF Reverse Voltage Detection Threshold Vuncemerj Relative to FBRTN 1.65 1.7 1.75 V PWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking Time VoupwrgD) Issue = 2 mA 60 100 mV PMON Leakage Current PMON Soltage Range ² PMON 5 Voltage Range ² PMONFS – 2 V 320 kHz V PMONFS Output Leakage Range ² PMONFS – 2 V 1.5 4 V	Future de la DM/DCD Marchiner	Cst		100	150		pr m)/
ComparisonVVVSYSTEM LOGIC INPUTS Input Low VoltageVILVARFREQ0.7VInput Low VoltageVILVARFREQ4VInput CurrentInEN2.3VVInput CurrentInEN2.3VNAInput CurrentInEN2.3VNAInput CurrentInEN2.0NANAInvENVarkFREQ20NANACSREF Undervoltage ThresholdVuvcsster)Relative to Vuib = 0.4 V to 1.25 V-300mVCSREF Overvoltage ThresholdVuvcsster)Relative to FBRTN1.651.71.75VCSREF Crowbar (Overvoltage Protection) ThresholdVerseseRelative to FBRTN1.651.71.75VCSREF Reverse Voltage Detection ThresholdVerseseRelative to FBRTN1.651.71.75VPWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking TimeVougrwincip = 4 mA60100mVPOWER MONITOR PMON Leakage Current PMON Soltage Range2Isink = 2 mA15 Ω Ω μ PMONFS Output CurrentIsink = 2 mA1.54VVPMONFS Output CurrentPMONFS = 2 V-10IIAIIA	Comparator Threshold	VTH(ST)	$ S - v_{VID} $, ST failing		150		mv
$\begin{array}{ c c c c c } \hline \mbox{Normalized} & V_{IL} & VARFREQ & U & 0.7 & V \\ \hline \mbox{Input Low Voltage} & V_{IL} & VARFREQ & 4 & 0.7 & V \\ \hline \mbox{Input High Voltage} & V_{IL} & EN & 0.7 & V \\ \hline \mbox{VARFREQ} & 4 & 0.7 & V \\ \hline \mbox{EN} & 2.3 & V & V \\ \hline \mbox{Input Current} & I_{IN} & EN & V_{IH}, high-to-low or low-to-high & 60 & 0 & \muA \\ \hline \mbox{POWER GOOD} & & 0.4 V to 1.25 V & -300 & mV \\ \hline \mbox{CSREF Undervoltage Threshold} & V_{VVCSREP} & Relative to V_{VD} = 0.4 V to 1.25 V & 200 & 250 & mV \\ \hline \mbox{CSREF Overvoltage Threshold} & V_{VVCSREP} & Relative to FBRTN & 1.65 & 1.7 & 1.75 & V \\ \hline \mbox{CSREF Reverse Voltage Detection} & V_{VVCSREP} & Relative to FBRTN & 1.65 & 1.7 & 1.75 & V \\ \hline \mbox{PWRGD Output Low Voltage} & V_{OUCPWRGD} & CSREF falling & -425 & -300 & mV \\ \hline \mbox{CSREF rising} & -60 & mV \\ \hline \mbox{PWRGD Output Leakage Current} & V_{VOUCPWRGD} & I_{SINKPWRGD} = 4 mA & 60 & 100 & mV \\ \hline \mbox{PWRGD Masking Time} & -100 & \muS \\ \hline \mbox{PWON Leakage Current} & I_{SINK} = 2 mA & 15 & \Omega \\ \hline \mbox{PMON Leakage Current} & I_{SINK} = 2 mA & 15 & 0. \\ \hline \mbox{PMON S Voltage Range^2} & PMONFS Voltage Range^2 & -10 & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \mbox{PMON S Voltage Range^2} & -10 & U & U \\ \hline \\ PMON S Voltage Rang$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		V.				07	V
$\begin{array}{ c c c c } \mbox{Input High Voltage} & V_{IH} & V_{ARFREQ} & 4 & V \\ \hline V_{VH} & V_{ARFREQ} & 2.3 & V \\ \hline V_{II} & EN & 2.3 & V \\ \hline Input Current & I_{IN} & EN, VARFREQ & 2.3 & V \\ \hline Input Current & I_{IN} & EN, VARFREQ & 20 & nA \\ \hline I_{IN} & EN = V_{Tri, h} high-to-low or low-to-high & 60 & V \\ \hline CSREF Undervoltage Threshold & V_{UV(CSREF)} & Relative to V_{VD} = 0.4 V to 1.25 V & -300 & mV \\ \hline CSREF Overvoltage Threshold & V_{UV(CSREF)} & Relative to V_{VD} = 0.4 V to 1.25 V & 200 & 250 & mV \\ \hline CSREF Crowbar (Overvoltage Phreshold & V_{CR(CSREF)} & Relative to FBRTN & 1.65 & 1.7 & 1.75 & V \\ \hline CSREF Reverse Voltage Detection & V_{RVP(CSREF)} & Relative to FBRTN & 1.65 & 1.7 & 1.75 & V \\ \hline CSREF Reverse Voltage Detection & V_{RVP(CSREF)} & Relative to FBRTN & 060 & 100 & mV \\ \hline CSREF rsing & -60 & mV \\ \hline PWRGD Output Low Voltage & V_{OL(PWRGD)} & I_{SINK(PWRGD)} = 4 mA & 60 & 100 & mV \\ \hline PWRGD Masking Time & & 100 & Us \\ \hline POWER MONITOR & I_{SINK} = 2 mA & 15 & \Omega \\ \hline PMON Leakage Current & PMON S Voltage Range^2 & PMONFS Voltage Range^2 & 1.5 & 4 & V \\ \hline PMONFS Voltage Range^2 & PMONFS = 2 V & -10 & 104 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	input Low Voltage	VIL	EN			1.0	v
Input High VoltageVinVARPACL4VInput CurrentENEN2.3VInput CurrentINEN = Vm, high-to-low or low-to-high 20 μA POWER GOODINEN = Vm, high-to-low or low-to-high 60 μA CSREF Undervoltage ThresholdVuv(csREF)Relative to Vvid = 0.4 V to 1.25 V -300 mVCSREF Overvoltage ThresholdVuv(csREF)Relative to FBRTN 1.65 1.7 1.75 VCSREF Crowbar (Overvoltage Protection) ThresholdVRV(csREF)Relative to FBRTN 1.65 1.7 1.75 VCSREF Reverse Voltage Detection ThresholdVRV(csREF)Relative to FBRTN 1.65 1.7 1.75 VPWRGD Output Low Voltage PWRGD Output Leakage Current 	Input High Voltage	Mar		1		1.0	v
$\begin{array}{ c c c c } \mbox{Input Current} & Input Current & Input Cu$	input high voltage	VIH	VARFREQ	4			v
Input CurrentINEN, WARREQ20NAInINEN = VTH, high-to-low or low-to-high60 μ APOWER GOODEN = VTH, high-to-low or low-to-high60 μ ACSREF Undervoltage ThresholdVUV(CSREF)Relative to VvID = 0.4 V to 1.25 V-300250mVCSREF Crowbar (Overvoltage ThresholdVOV(CSREF)Relative to FBRTN1.651.71.75VCSREF Reverse Voltage Detection ThresholdVRVP(CSREF)Relative to FBRTN1.651.71.75VCSREF Reverse Voltage Detection ThresholdVRVP(CSREF)Relative to FBRTN-425-300mVCSREF rising-425-300mVCSREF rising-60mVPWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Making TimeVOL(PWRGD)14 mA60100mVPOWER MONITOR PMON Leakage Current PMON Leakage CurrentIsINK = 2 mA15 Ω Ω PMON Scillator Frequency PMONFS Voltage Range ² PMONFS = 2 V320KHzVPMONFS Voltage Range ² PMONFS = 2 V-10-10IIA	In much Comment			2.3	20		V
InvEN = V _{TH} , high-to-low or low-to-high60 μ APOWER GOODVuv(csnef)Relative to Vvid = 0.4 V to 1.25 V300mVCSREF Undervoltage ThresholdVdv(csnef)Relative to Vvid = 0.4 V to 1.25 V200250mVCSREF Crowbar (Overvoltage Protection) ThresholdVcB(csnef)Relative to FBRTN1.651.71.75VCSREF Reverse Voltage Detection ThresholdVRVP(csnef)Relative to FBRTN1.65-300mVCSREF Reverse Voltage Detection ThresholdVRVP(csnef)Relative to FBRTN-425-300mVPWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking TimeVol(PWRGD)4 mA60100mVPOWER MONITOR PMON Leakage Current PMON Scillator FrequencyIsink = 2 mA150nAPMON Socillator Frequency PMONFS Voltage Range ² Isink = 2 V1.54VPMONFS Voltage Range ² PMONFS = 2 V-1011A11A	Input Current	lin	EN, VARFREQ		20		nA
POWER GOOD CSREF Undervoltage ThresholdVuv(cSREF)Relative to Vvid = 0.4 V to 1.25 V -300 mVCSREF Overvoltage ThresholdVov(cSREF)Relative to Vvid = 0.4 V to 1.25 V 200 250 mVCSREF Crowbar (Overvoltage Protection) ThresholdVcs(cSREF)Relative to FBRTN 1.65 1.7 1.75 VCSREF Reverse Voltage Detection ThresholdVrv(cSREF)Relative to FBRTN 1.65 1.7 1.75 VCSREF Reverse Voltage Detection ThresholdVrv(cSREF)Relative to FBRTN -425 -300 mVCSREF falling PWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking TimeVol(PWRGD) $Isink(PWRGD) = 4 mA$ 60 100 mVPOWER MONITOR PMON Leakage CurrentIsink(= 2 mA 15 15 0 PMON Leakage Current PMON Scillator FrequencyIsink(= 2 mA 15 320 4 PMONFS Voltage Range2 -10 $11A$ 4 V PMONFS Output Current $PMONFS = 2V$ -10 $11A$		I _{IN}	EN = V _{TH} , high-to-low or low-to-high		60		μΑ
CSREF Undervoltage Threshold $V_{UV(CSREF)}$ Relative to $V_{VID} = 0.4 V$ to $1.25 V$ -300 mVCSREF Overvoltage Threshold $V_{OV(CSREF)}$ Relative to $V_{VID} = 0.4 V$ to $1.25 V$ 200 250 mVCSREF Crowbar (Overvoltage Protection) Threshold $V_{CB(CSREF)}$ Relative to FBRTN 1.65 1.7 1.75 V CSREF Reverse Voltage Detection Threshold $V_{RVP(CSREF)}$ Relative to FBRTN 1.65 1.7 1.75 V PWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking Time $V_{OU(PWRGD)$ Isink(PWRGD) = 4 mA 60 100 mVPWRGD Masking Time $V_{VUPCSREF)$ Isink = 2 mA 100 μ_A μ_A PMON Output Resistance PMON Leakage CurrentIsink = 2 mA 15 Ω nA PMON Scillator Frequency PMONFS Voltage Range2PMONFS = 2 V -10 -10 u PMONFS Output CurrentPMONFS = 2 V -10 u u	POWER GOOD						
CSREF Overvoltage Threshold $V_{OV(CSREF)}$ Relative to $V_{VID} = 0.4 V$ to $1.25 V$ 200250mVCSREF Crowbar (Overvoltage Protection) Threshold $V_{CB(CSREF)}$ Relative to FBRTN 1.65 1.7 1.75 V CSREF Reverse Voltage Detection Threshold $V_{RVP(CSREF)}$ Relative to FBRTN 1.65 1.7 1.75 V CSREF Reverse Voltage Detection Threshold $V_{RVP(CSREF)}$ Relative to FBRTN -425 -300 mVPWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking Time $V_{OL(PWRGD)}$ $I_{SINK(PWRGD)} = 4 \text{ mA}$ 60 100 mVPOWER MONITOR PMON Leakage Current $I_{SINK} = 2 \text{ mA}$ 100 μ_A μ_A PMON Output Resistance PMON Scillator Frequency $PMON = 5 V$ 5 nA PMONFS Voltage Range ² $PMONFS = 2 V$ 1.5 4 V PMONFS Qutput Current $PMONFS = 2 V$ -10 $11A$	CSREF Undervoltage Threshold	VUV(CSREF)	Relative to $V_{VID} = 0.4 \text{ V}$ to 1.25 V		-300		mV
$\begin{array}{c c c c c c } CSREF Crowbar (Overvoltage Protection) Threshold \\ CSREF Reverse Voltage Detection Threshold \\ CSREF Reverse Voltage Detection Threshold \\ V_{RVP(CSREF)} \\ PWRGD Output Low Voltage \\ PWRGD Output Low Voltage \\ PWRGD Output Leakage Current \\ PWRGD Masking Time \\ \end{array} \qquad \begin{array}{c c c c c } V_{QL(PWRGD)} \\ V_{QL(PWRGD)} \\ V_{QVRGD} \\ V_{QVRGD} \\ V_{PWRGD} \\ V_{PWRDG} \\ V_{PWRGD} \\ V_{PWRDG} \\ V_{PWRGD} \\ V_{PWRGD} \\ V_{PWRDG} \\ $	CSREF Overvoltage Threshold	V _{OV(CSREF)}	Relative to $V_{VID} = 0.4 \text{ V}$ to 1.25 V		200	250	mV
$ \begin{array}{cccc} CSREF Reverse Voltage Detection \\ Threshold & V_{RVP(CSREF)} & Relative to FBRTN & & & & & & & & & & & & & & & & & & &$	CSREF Crowbar (Overvoltage Protection) Threshold	VCB(CSREF)	Relative to FBRTN	1.65	1.7	1.75	V
CSREF falling CSREF rising -425 -300 mVPWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking TimeVol(PWRGD) $I_{SINK(PWRGD)} = 4 \text{ mA}$ 60 100 mV PWRGD Masking Time $V_{PWRDG} = 5 V$ 100 100 μA POWER MONITOR 	CSREF Reverse Voltage Detection Threshold	$V_{RVP(CSREF)}$	Relative to FBRTN				
PWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking TimeVOL(PWRGD)CSREF rising -60 mVPWRGD Masking TimeIsink(PWRGD) = 4 mA 60 100 mVPWRGD Masking TimeVPWRDG = 5 V 3 μ APOWER MONITORImage: Sink = 2 mA 100 Image: Sink = 2 mAPMON Output ResistanceIsink = 2 mA 15 Ω PMON Leakage CurrentPMON = 5 V 5 nA PMON Oscillator FrequencyPMONFS = 2 V 320 kHz PMONFS Voltage Range ² PMONFS = 2 V -10 IA			CSREF falling	-425	-300		mV
PWRGD Output Low Voltage PWRGD Output Leakage Current PWRGD Masking TimeVol(PWRGD)Isink(PWRGD) = 4 mA60100mVPWRGD Masking TimeVPWRDG = 5 V100 μ A μ APOWER MONITOR PMON Output ResistanceIsink = 2 mA100 μ SPMON Leakage Current PMON Oscillator FrequencyIsink = 2 mA15 Ω PMON Socillator Frequency PMONFS Voltage Range ² PMONFS = 2 V320kHzPMONFS Output CurrentPMONFS = 2 V-10 μ A			CSREF rising		-60		mV
PWRGD Output Leakage Current $V_{PWRDG} = 5 V$ 3 μA PWRGD Masking Time100 μs POWER MONITOR $I_{SINK} = 2 mA$ 100 μs PMON Output Resistance $I_{SINK} = 2 mA$ 15 Ω PMON Leakage CurrentPMON = 5 V 5 nA PMON Oscillator FrequencyPMONFS = 2 V 320 kHz PMONFS Voltage Range ² 1.5 4 V PMONFS Output CurrentPMONFS = 2 V -10 IIA	PWRGD Output Low Voltage	VOL(PWRGD)	$I_{SINK(PWRGD)} = 4 \text{ mA}$		60	100	mV
PWRGD Masking Time100 μ sPOWER MONITORIIIPMON Output ResistanceIsiNK = 2 mA15 Ω PMON Leakage CurrentPMON = 5 V5nAPMON Oscillator FrequencyPMONFS = 2 V320kHzPMONFS Voltage Range ² I.54VPMONFS Output CurrentPMONFS = 2 V-10IIA	PWRGD Output Leakage Current		$V_{PWRDG} = 5 V$			3	μA
POWER MONITOR Isink = 2 mA 15 Ω PMON Output Resistance Isink = 2 mA 15 Ω PMON Leakage Current PMON = 5 V 5 nA PMON Oscillator Frequency PMONFS = 2 V 320 kHz PMONFS Voltage Range ² 1.5 4 V PMONFS Output Current PMONFS = 2 V -10 IIA	PWRGD Masking Time				100		μs
PMON Output ResistanceIsink = 2 mA15ΩPMON Leakage CurrentPMON = 5 V5nAPMON Oscillator FrequencyPMONFS = 2 V320kHzPMONFS Voltage Range²1.54VPMONFS Output CurrentPMONFS = 2 V-10IIA	POWER MONITOR						
PMON Leakage CurrentPMON = 5 V5nAPMON Oscillator FrequencyPMONFS = 2 V320kHzPMONFS Voltage Range²1.54VPMONFS Output CurrentPMONFS = 2 V-10IIA	PMON Output Resistance		$I_{SINK} = 2 \text{ mA}$		15		Ω
PMON Oscillator FrequencyPMONFS = 2 V320kHzPMONFS Voltage Range21.54VPMONFS Output CurrentPMONFS = 2 V-1011A	PMON Leakage Current		PMON = 5 V		5		nA
PMONFS Voltage Range ² 1.5 4 V PMONFS Output Current PMONFS = 2 V -10 11A	PMON Oscillator Frequency		PMONFS = 2V		320		kHz
PMONFS Output Current PMONFS = 2 V -10 UA	PMONFS Voltage Range ²			1.5		4	V
	PMONFS Output Current		PMONFS = 2V		-10		μA

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
	Symbol			176	Mux	
Output Besistance Sourcing Current		BST - SW = 4.6 V		16	33	0
Output Resistance, Sinking Current		BST - SW = 4.6 V		1.3	2.8	0
Transition Times	tropyH	$BST - SW = 4.6 V C_1 = 3 nE Figure 2$		15	35	ns
		$BST - SW = 4.6 V C_1 = 3 nE Figure 2$		13	31	ns
Dead Delay Times	tpdh _{DRVH}	BST - SW = 4.6 V. Figure 2		10	30	ns
BST Quiescent Current	(panowii)	FN = low shutdown		5	15	цА
		FN = high, no switching		200	15	μA
LOW-SIDE MOSEET DRIVER				200		
Output Resistance Sourcing Current				14	3.0	0
Output Resistance, Sinking Current				1	2.7	0
Transition Times	tropy	$C_1 = 3 \text{ nE}$ Figure 2		15	35	ns
		$C_1 = 3 \text{ nF Figure 2}$		14	35	ns
Propagation Delay Times		$C_1 = 3 \text{ nF Figure 2}$		10	30	ns
SW Transition Timeout		BST - SW = 4.6 V	85	130	200	ns
Zero-Crossing Threshold	Vzc			2.2	200	V
PVCC Oujescent Current	•20	EN = low. shutdown		14	50	uА
		FN = high, no switching		170		μA
SOFT STOP						hu i
CSREF Resistance to GND		EN = low or latch off		70		Ω
SUPPLY						
Supply Voltage Range ²	Vcc		4.5		5.5	V
Supply Current		Normal mode		5	9	mA
		EN = 0 V		6	40	μA
VCC OK Threshold Voltage	Vссок	VCC rising		4.4	4.5	V
VCC UVLO Threshold Voltage	V _{CCUVLO}	VCC falling	4.0	4.2		V
UVLO Hysteresis ²			150			mV

¹ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). ² Guaranteed by design or bench characterization, not production tested.

TIMING DIAGRAM

Timing is referenced to the 90% and 10% points, unless otherwise noted.



ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VCC	–0.3 V to +6 V
FBRTN, PGND	–0.3 V to +0.3 V
BST	
DC	–0.3 V to +25 V
t < 200 ns	–0.3 V to +30 V
DRVH, SW	
DC	–5 V to +20 V
t < 200 ns	–10 V to +25 V
DRVL to PGND	
DC	–0.3 V to +6 V
t < 200 ns	−5 V to +6 V
RAMP (in Shutdown)	
DC	–0.3 V to +20 V
t < 200 ns	–0.3 V to +25 V
All Other Inputs and Outputs	–0.3 V to +6 V
Storage Temperature	–65°C to +150°C
Operating Ambient Temperature Range	0°C to 100°C
Operating Junction Temperature	125°C
Thermal Impedance (θ_{JA}) 2-Layer Board	32.6°C/W
Lead Temperature	
Soldering (10 sec)	300°C
Infrared (15 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	FBRTN	Feedback Return Input/Output. This pin remotely senses the GMCH voltage. It is also used as the ground return for the VID DAC and the voltage error amplifier blocks.
2	FB	Voltage Error Amplifier Feedback Input. The inverting input of the voltage error amplifier.
3	COMP	Voltage Error Amplifier Output and Frequency Compensation Point.
4	SS	Soft Start and Latch-Off Delay Setting Input/Output. An external capacitor from this pin to GND sets the soft start ramp-up time and the current limit latch-off delay ramp-down time.
5	ST	Soft Transient Slew Rate Timing Input/Output. A capacitor from this pin to GND sets the slew rate of the output voltage when it transitions from one VID setting to another.
6	PMON	Power Monitor Output. Open-drain output. A pull-up resistor from PMON to CSREF provides a duty cycle–modulated power output signal. An external RC network can be used to convert the digital signal stream to an averaged power analog output voltage.
7	PMONFS	Power Monitor Full-Scale Setting Input/Output. A resistor from this pin to GND sets the full-scale value of the PMON output signal.
8	CLIM	Current Limit Setting Input/Output. An external resistor from this pin to GND sets the current limit threshold of the converter.
9	LLINE	Load Line Programming Input. The center point of a resistor divider connected between CSREF and CSCOMP can be tied to this pin to set the load line slope.
10	CSCOMP	Current Sense Amplifier Output and Frequency Compensation Point.
11	CSREF	Current Sense Reference Input. This pin must be connected to the opposite side of the output inductor.
12	CSFB	Noninverting Input of the Current Sense Amplifier. The combination of a resistor from the switch node to this pin and the feedback network from this pin to the CSCOMP pin sets the gain of the current sense amplifier.
13	RAMP	PWM Ramp Slope Setting Input. An external resistor from the converter input voltage node to this pin sets the slope of the internal PWM stabilizing ramp.
14	VRPM	RPM Mode Reference Voltage Output.
15	RPM	Ramp Pulse Modulation Current Source Output. A resistor between this pin and VRPM sets the RPM comparator upper threshold.
16	RT	PWM Oscillator Frequency Setting Input. An external resistor from this pin to GND sets the PWM oscillator frequency.
17	GND	Analog and Digital Signal Ground.
18	PGND	Low-Side Driver Power Ground. This pin should be connected close to the source of the lower MOSFET(s).
19	DRVL	Low-Side Gate Drive Output.
20	PVCC	Power Supply Input/Output of Low-Side Gate Driver.

Pin No.	Mnemonic	Description
21	SW	Current Return For High-Side Gate Drive.
22	DRVH	High-Side Gate Drive Output.
23	BST	High-Side Bootstrap Supply. A capacitor from this pin to SW holds the bootstrapped voltage while the high-side MOSFET is on.
24	VCC	Power Supply Input/Output of the Controller.
25 to 29	VID4 to VID0	Voltage Identification DAC Inputs. A 5-bit word (the VID code) programs the DAC output voltage, the reference voltage of the voltage error amplifier without a load (see the VID code table, Table 4). In normal operation mode, the VID DAC output programs the output voltage to a value within the 0 V to 1.25 V range. The input is actively pulled down.
30	EN	Enable Input. Driving this pin low shuts down the chip, disables the driver outputs, and pulls PWRGD low.
31	PWRGD	Power-Good Output. Open-drain output. A low logic state means that the output voltage is outside of the VID DAC defined range.
32	VARFREQ	Variable Frequency Enable Input. Pulling this pin to ground sets the normal RPM mode of operation. Pulling this pin to 5 V sets the fixed-frequency PWM mode of operation.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\rm VID}$ = 1.5 V, $T_{\rm A}$ = 20°C to 100°C, unless otherwise noted.





Figure 7. Switching Frequency vs. Load Current in RPM Mode





Figure 9. Switching Frequency vs. RT Resistance





Figure 11. VCC Current vs. VCC Voltage with Enable Low





Figure 13. DCM Waveforms, 3 A Load Current



Figure 14. CCM Waveforms, 6 A Load Current



Figure 15. Load Transient, 2 A to 10 A, $V_{IN} = 19 V$







Figure 17. VID on the Fly, 1.25 V to 0.825 V $\,$

THEORY OF OPERATION

The ADP3209 is a ramp-pulse-modulated (RPM) controller for synchronous buck Intel GMCH core power supply. The internal 5-bit VID DAC conforms to the Intel IMVP-6+ specifications. The ADP3209 is a stable, high performance architecture that includes

- High speed response at the lowest possible switching frequency and minimal count of output decoupling capacitors
- Minimized thermal switching losses due to lower frequency operation
- High accuracy load line regulation
- High power conversion efficiency with a light load by automatically switching to DCM operation

OPERATION MODES

The ADP3209 runs in RPM mode for the purpose of fast transient response and high light load efficiency. During the following transients, the ADP3209 runs in PWM mode:

- Soft start
- Soft transient: the period of 100 µs following any VID change
- Current overload



Figure 19. RPM Mode Operation



Figure 20. PWM Mode Operation

Setting Switch Frequency

Master Clock Frequency in PWM Mode

When the ADP3209 runs in PWM, the clock frequency is set by an external resistor connected from the RT pin to GND. The frequency varies with the VID voltage: the lower the VID voltage, the lower the clock frequency. The variation of clock frequency with VID voltage maintains constant V_{CCGFX} ripple and improves power conversion efficiency at lower VID voltages. Figure 9 shows the relationship between clock frequency and VID voltage, parameterized by RT resistance.

Switching Frequency in RPM Mode

When the ADP3209 operates in RPM mode, its switching frequency is controlled by the ripple voltage on the COMP pin. Each time the COMP pin voltage exceeds the RPM pin voltage threshold level determined by the VID voltage and the external resistor connected between RPM and VRPM, an internal ramp signal is started and DRVH is driven high. The slew rate of the internal ramp is programmed by the current entering the RAMP pin. One-third of the RAMP current charges an internal ramp capacitor (5 pF typical) and creates a ramp. When the internal ramp signal intercepts the COMP voltage, the DRVH pin is reset low.

In continuous current mode, the switching frequency of RPM operation is almost constant. While in discontinuous current conduction mode, the switching frequency is reduced as a function of the load current.

DIFFERENTIAL SENSING OF OUTPUT VOLTAGE

The ADP3209 combines differential sensing with a high accuracy VID DAC, referenced by a precision band gap source and a low offset error amplifier, to meet the rigorous accuracy requirement of the Intel IMVP-6+ specification. In steady-state mode, the combination of the VID DAC and error amplifier maintain the output voltage for a worst-case scenario within ±8 mV of the full operating output voltage and temperature range.

The V_{CCGFX} output voltage is sensed between the FB and FBRTN pins. FB should be connected through a resistor to the positive regulation point—the VCC remote sensing pin of the GMCH. FBRTN should be connected directly to the negative remote sensing point—the Vss sensing point of the GMCH. The internal VID DAC and precision voltage reference are referenced to FBRTN and have a typical current of 200 μ A for guaranteed accurate remote sensing.

OUTPUT CURRENT SENSING

The ADP3209 includes a dedicated current sense amplifier (CSA) to monitor the total output current of the converter for proper voltage positioning vs. load current and for overcurrent detection. Sensing the current delivered to the load is an inherently more accurate method than detecting peak current or sampling the

current across a sense element, such as the low-side MOSFET. The current sense amplifier can be configured several ways, depending on system optimization objectives, and the current information can be obtained by

- Output inductor ESR sensing without the use of a thermistor for the lowest cost
- Output inductor ESR sensing with the use of a thermistor that tracks inductor temperature to improve accuracy
- Discrete resistor sensing for the highest accuracy

At the positive input of the CSA, the CSREF pin is connected to the output voltage. At the negative input (that is, the CSFB pin of the CSA), signals from the sensing element (in the case of inductor DCR sensing, signals from the switch node side of the output inductors) are connected with a resistor. The feedback resistor between the CSCOMP and CSFB pins sets the gain of the current sense amplifier, and a filter capacitor is placed in parallel with this resistor. The current information is then given as the voltage difference between the CSCOMP and CSREF pins. This signal is used internally as a differential input for the current limit comparator.

An additional resistor divider connected between the CSCOMP and CSREF pins with the midpoint connected to the LLINE pin can be used to set the load line required by the GMCH specification. The current information to set the load line is then given as the voltage difference between the LLINE and CSREF pins. This configuration allows the load line slope to be set independent from the current limit threshold. If the current limit threshold and load line do not have to be set independently, the resistor divider between the CSCOMP and CSREF pins can be omitted and the CSCOMP pin can be connected directly to LLINE. To disable voltage positioning entirely (that is, to set no load line), LLINE should be tied to CSREF.

To provide the best accuracy for current sensing, the CSA has a low offset input voltage and the sensing gain is set by an external resistor ratio.

ACTIVE IMPEDANCE CONTROL MODE

To control the dynamic output voltage droop as a function of the output current, the signal that is proportional to the total output current, converted from the voltage difference between LLINE and CSREF, can be scaled to be equal to the required droop voltage. This droop voltage is calculated by multiplying the droop impedance of the regulator by the output current. This value is used as the control voltage of the PWM regulator. The droop voltage is subtracted from the DAC reference output voltage, and the resulting voltage is used as the voltage positioning setpoint. The arrangement results in an enhanced feedforward response.

VOLTAGE CONTROL MODE

A high-gain bandwidth error amplifier is used for the voltage mode control loop. The noninverting input voltage is set via the 5-bit VID DAC. The VID codes are listed in Table 4. The noninverting input voltage is offset by the droop voltage as a function of current, commonly known as active voltage positioning. The output of the error amplifier is the COMP pin, which sets the termination voltage of the internal PWM ramps.

At the negative input, the FB pin is tied to the output sense location using R_B , a resistor for sensing and controlling the output voltage at the remote sensing point. The main loop compensation is incorporated in the feedback network connected between the FB and COMP pins.

POWER-GOOD MONITORING

The power-good comparator monitors the output voltage via the CSREF pin. The PWRGD pin is an open-drain output that can be pulled up through an external resistor to a voltage rail not necessarily the same VCC voltage rail that is running the controller. A logic high level indicates that the output voltage is within the voltage limits defined by a range around the VID voltage setting. PWRGD goes low when the output voltage is outside of this range.

Following the GMCH specification, the PWRGD range is defined to be 300 mV less than and 200 mV greater than the actual VID DAC output voltage. To prevent a false alarm, the power-good circuit is masked during any VID change and during soft start. The duration of the PWRGD mask is set to approximately 100 μ s by an internal timer. In addition, for a VID change from high to low, there is an additional period of PWRGD masking before the voltage of the ST pin drops within 200 mV of the new lower VID DAC output voltage, as shown in Figure 21.



Figure 21. PWRGD Masking for VID Change

POWER-UP SEQUENCE AND SOFT START

The power-on ramp-up time of the output voltage is set with a capacitor tied from the SS pin to GND. The capacitance on the SS pin also determines the current limit latch-off time, as explained in the Current Limit, Short-Circuit, and

Latch-Off Protection section. The power-up sequence, including the soft start is illustrated in Figure 22.

In VCC UVLO or shutdown mode, the SS pin is held at zero potential. When VCC ramps to a value greater than the upper UVLO threshold while EN is asserted high, the ADP3209 enables the internal bias and starts a reset cycle of about 50 μ s to 60 μ s. When the initial reset is complete, the chip signals to ramp up the SS voltage. During soft start, the external SS capacitor is charged by an internal 8 μ A current source. The V_{CCGEX} voltage follows the ramping SS voltage up to the VID code. While the V_{CCGEX} is regulated at the VID code voltage, the SS capacitor continues to rise. When the SS pin voltage reaches 1.7 V, the ADP3209 completes its soft start, PWRGD asserts high, and the chip switches to normal operation.



Figure 22. Power-Up Sequence of ADP3209

If EN is taken low or VCC drops below the lower VCC UVLO threshold, the SS capacitor is reset to ground to prepare the chip for a subsequent soft start cycle.

VID CHANGE AND SOFT TRANSIENT

When a VID input changes, the ADP3209 detects the change but ignores new code for a minimum of 400 ns. This delay is required to prevent the device from reacting to digital signal skew while the 5bit VID input code is in transition. Additionally, the VID change triggers a PWRGD masking timer to prevent a PWRGD failure. Each VID change resets and retriggers the internal PWRGD masking timer.

The ADP3209 provides a soft transient function to reduce inrush current during VID transitions. Reducing the inrush current helps decrease the acoustic noise generated by the MLCC input capacitors and inductors.

The soft transient feature is implemented with an ST buffer amplifier that outputs constant sink or source current on the ST pin that is connected to an external capacitor. The capacitor is used to program the slew rate of V_{CCGFX} voltage during a VID voltage transient. During steady-state operation, the reference inputs of the voltage error amplifier and the ST amplifier are connected to the VID DAC output. Consequently, the ST voltage is a buffered version of VID DAC output. When a VID change triggers a soft transition, the reference input of the voltage error amplifier switches from the DAC output to the ST output while the input of the ST amplifier remains connected to the DAC. The ST buffer input recognizes the almost instantaneous VID voltage change and tries to track it. However, tracking is not instantaneous because the slew rate of the buffer is limited by the source and sink current capabilities (7.5 μ A and 2.5 μ A, respectively) of the ST output. Therefore, the V_{CCGFX} voltage slew rate is controlled. When the transient period is complete, the reference input of the voltage amplifier reverts to the VID DAC output to improve accuracy.

Charging/discharging the external capacitor on the ST pin programs the voltage slew rate of the ST pin and consequently of the $V_{\rm CCGFX}$ output.

CURRENT LIMIT, SHORT-CIRCUIT, AND LATCH-OFF PROTECTION

The ADP3209 has an adjustable current limit set by the R_{CLIM} resistor. This resistor is connected from the CLIM pin to GND, and the CLIM pin outputs a 10 μ A current. The voltage created by 10 μ A through R_{CLIM} is divided by 10 and then level shifted and connected in series with CSCOMP to form a current limit threshold. The current sense amplifier sets an output voltage between CSREF and CSCOMP that is proportional to the output current. When the difference in voltage between CSREF and CSCOMP is greater than the current limit threshold, there is a current overload.

Normally, the ADP3209 operates in RPM mode. During a current overload, the ADP3209 switches to PWM mode.

With low impedance loads, the ADP3209 operates in a constant current mode to ensure that the external MOSFETs and inductor function properly and to protect the GPU. With a low constant impedance load, the output voltage decreases to supply only the set current limit. If the output voltage drops below the power-good limit, the PWRGD signal transitions. After the PWRGD single transitions, the SS capacitor begins to discharge with a 2 μ A internal constant current sink. When the SS capacitor has discharged voltage from 2.9 V to 1.65 V, the ADP3209 latches off. The current limit latch-off delay time is therefore set by the SS pin capacitance. Figure 23 shows how the ADP3209 reacts to a current overload.



Figure 23. Current Overload

The latch-off function can be reset either by removing and reapplying VCC or by briefly pulling the EN pin low. To disable the current limit latch-off function, an external resistor pulls the SS pin to the VCC voltage to override the 2 μ A sink current. This pull-up prevents the SS capacitor from discharging to the 1.65 V latch-off threshold.

During startup, when the output voltage is below 200 mV, a secondary current limit is active. This is necessary because the voltage swing of CSCOMP cannot extend below ground. This secondary current limit clamp controls the minimum internal COMP voltage to the PWM comparators to 1.5 V. This limits the voltage drop across the low-side MOSFETs through the current balance circuitry.

Light Load RPM DCM Operation

The ADP3209 operates in RPM mode. With higher loads, the ADP3209 operates in continuous conduction mode (CCM), and the upper and lower MOSFETs run synchronously and in complementary phase. See Figure 24 for the typical waveforms of the ADP3209 running in CCM with a 7 A load current.



Figure 24. Single-Phase Waveforms in CCM

With lighter loads, the ADP3209 enters discontinuous conduction mode (DCM). Figure 25 shows a typical single-phase buck with one upper FET, one lower FET, an output inductor, an output capacitor, and a load resistor. Figure 26 shows the path of the inductor current with the upper FET on and the lower FET off. In Figure 27 the high-side FET is off and the lowside FET is on. In CCM, if one FET is on, its complementary FET must be off; however, in DCM, both high- and low-side FETs are off and no current flows into the inductor (see Figure 28). Figure 29 shows the inductor current and switch node voltage in DCM.

In DCM with a light load, the ADP3209 monitors the switch node voltage to determine when to turn off the low-side FET. Figure 30 shows a typical waveform in DCM with a 1 A load current. Between t_1 and t_2 , the inductor current ramps down. The current flows through the source drain of the low-side FET and creates a voltage drop across the FET with a slightly negative switch node. As the inductor current ramps down to 0 A, the

switch voltage approaches 0 V, as seen just before t_2 . When the switch voltage is approximately -6 mV, the low-side FET is turned off.

Figure 29 shows a small, dampened ringing at t_2 . This is caused by the LC created from capacitance on the switch node, including the C_{DS} of the FETs and the output inductor. This ringing is normal.

The ADP3209 automatically goes into DCM with a light load. Figure 30 shows the typical DCM waveform of the ADP3209 with a 1 A load current. As the load increases, the ADP3209 enters into CCM. In DCM, frequency decreases with load current, and switching frequency is a function of the inductor, load current, input voltage, and output voltage.





Figure 26. Buck Topology Inductor Current During t_0 and t_1



Figure 27. Buck Topology Inductor Current During t1 and t2



Figure 28. Buck Topology Inductor Current During t₂ and t₃



Figure 30. Single-Phase Waveforms in DCM with 1 A Load Current

OUTPUT CROWBAR

To protect the load and output components of the supply, the DRVL output is driven high (turning the low-side MOSFETs on) and DRVH is driven low (turning the high-side MOSFETs off) when the output voltage exceeds the GMCH OVP threshold. Turning on the low-side MOSFETs forces the output capacitor to discharge and the current to reverse due to current build up in the inductors. If the output overvoltage is due to a drainsource short of the high-side MOSFET, turning on the low-side MOSFET results in a crowbar across the input voltage rail. The crowbar action blows the fuse of the input rail, breaking the circuit and thus protecting the GMCH chipset from destruction.

When the OVP feature is triggered, the ADP3209 is latched off. The latch-off function can be reset by removing and reapplying VCC to the ADP3209 or by briefly pulling the EN pin low.

REVERSE VOLTAGE PROTECTION

Very large reverse current in inductors can cause negative V_{CCGFX} voltage, which is harmful to the chipset and other output components. The ADP3209 provides a reverse voltage

protection (RVP) function without additional system cost. The V_{CCGFX} voltage is monitored through the CSREF pin. When the CSREF pin voltage drops to less than -300 mV, the ADP3209 triggers the RVP function by setting both DRVH and DRVL low, thus turning off all MOSFETs. The reverse inductor currents can be quickly reset to 0 by discharging the built-up energy in the inductor into the input dc voltage source via the forward-biased body diode of the high-side MOSFETs. The RVP function is terminated when the CSREF pin voltage returns to greater than -100 mV.

Sometimes the crowbar feature inadvertently results in negative V_{CCGFX} voltage because turning on the low-side MOSFETs results in a very large reverse inductor current. To prevent damage to the chipset caused from negative voltage, the ADP3209 maintains its RVP monitoring function even after OVP latch-off. During OVP latch-off, if the CSREF pin voltage drops to less than -300 mV, the low-side MOSFETs is turned off by setting DRVL low. DRVL will be set high again when the CSREF voltage recovers to greater than -100 mV.

Figure 31 shows the reverse voltage protection function of the ADP3209. The CSREF pin is disconnected from the output voltage and pulled negative. As the CSREF pin drops to less than -300 mV, the low-side and high-side FETs turn off.



OUTPUT ENABLE AND UVLO

For the ADP3209 to begin switching, the VCC supply voltage to the controller must be greater than the V_{CCOK} threshold and the EN pin must be driven high. If the VCC voltage is less than the V_{CCUVLO} threshold or the EN pin is logic low, the ADP3209 shuts off. In shutdown mode, the controller holds DRVH and DRVL

low, shorts the capacitors of the SS and PGDELAY pins to ground, and drives PWRGD to low.

The user must adhere to proper power-supply sequencing during startup and shutdown of the ADP3209. All input pins must be at ground prior to removing or applying VCC, and all output pins should be left in high impedance state while VCC is off.

POWER MONITOR FUNCTION

The ADP3209 includes a power monitor function. The PMON pin is an open-drain MOSFET. A pull-up resistor is required on PMON. PMON switches at a duty cycle proportional to the load current. The full-scale duty cycle of PMON at the maximum load current is set by a resistor, R_{PMONFS}, connected from PMONFS to GND. R_{PMONFS} also sets the switching frequency of the PMON open-drain transistor.

Connecting an RC to PMON will average the PMON voltage. If the PMON pull-up resistor is connected to a dc voltage, the average PMON voltage is proportional to the load current. Figure 32 shows the PMON function used to monitor load current.



Figure 32. PMON Current Monitor Configuration

Because the output voltage of the ADP3209 can vary in the same application, the average PMON voltage is proportional to the load current, but not to the output power. Connecting the PMON pull-up resistor to V_{CCGFX} results in a PMON average voltage that is proportional to the output power.



Figure 33. PMON Power Monitor Configuration

Table 4. VID Codes

Nomii						
Enable	VID4	VID3	VID2	VID1	VID0	V _{CCGFX} (V)
1	0	0	0	0	0	1.250
1	0	0	0	0	1	1.225
1	0	0	0	1	0	1.200
1	0	0	0	1	1	1.175
1	0	0	1	0	0	1.150
1	0	0	1	0	1	1.125
1	0	0	1	1	0	1.100
1	0	0	1	1	1	1.075
1	0	1	0	0	0	1.050
1	0	1	0	0	1	1.025
1	0	1	0	1	0	1.000
1	0	1	0	1	1	0.975
1	0	1	1	0	0	0.950
1	0	1	1	0	1	0.925
1	0	1	1	1	0	0.900
1	0	1	1	1	1	0.875
1	1	0	0	0	0	0.850
1	1	0	0	0	1	0.825
1	1	0	0	1	0	0.800
1	1	0	0	1	1	0.775
1	1	0	1	0	0	0.750
1	1	0	1	0	1	0.725
1	1	0	1	1	0	0.700
1	1	0	1	1	1	0.675
1	1	1	0	0	0	0.650
1	1	1	0	0	1	0.625
1	1	1	0	1	0	0.600
1	1	1	0	1	1	0.575
1	1	1	1	0	0	0.550
1	1	1	1	0	1	0.525
1	1	1	1	1	0	0.500
1	1	1	1	1	1	0.400
0	х	х	х	х	х	0.000





APPLICATION INFORMATION

The design parameters for a typical IMVP-6+-compliant GPU core VR application are as follows:

- Maximum input voltage (V_{INMAX}) = 19 V
- Minimum input voltage (V_{INMIN}) = 8 V
- Output voltage by VID setting $(V_{VID}) = 1.25 V$
- Maximum output current (I₀) = 15 A
- Droop resistance $(R_0) = 5.1 \text{ m}\Omega$
- Nominal output voltage at 15 A load (V_{OFL}) = 1.174 V
- Static output voltage drop from no load to full load $(\Delta V) = V_{ONL} V_{OFL} = 1.25 V 1.174 V = 76 mV$
- Maximum output current step $(\Delta I_0) = 8 \text{ A}$
- Number of phases (n) = 1
- Switching frequency (f_{sw}) = 390 kHz
- Duty cycle at maximum input voltage $(D_{MAX}) = 0.15 \text{ V}$
- Duty cycle at minimum input voltage $(D_{MIN}) = 0.062 V$

SETTING THE CLOCK FREQUENCY FOR PWM

In PWM operation, the ADP3209 uses a fixed-frequency control architecture. The frequency is set by an external timing resistor (RT). The clock frequency determines the switching frequency, which relates directly to the switching losses and the sizes of the inductors and input and output capacitors. For example, a clock frequency of 300 kHz sets the switching frequency to 300 kHz. This selection represents the trade-off between the switching losses and the minimum sizes of the output filter components. To achieve a 300 kHz oscillator frequency at a VID voltage of 1.2 V, RT must be $452 \text{ k}\Omega$. Alternatively, the value for RT can be calculated by using the following equation:

$$RT = \frac{V_{VID} + 1.0 \text{ V}}{2 \times f_{SW} \times 7.2 \text{ pF}} - 35 \text{ k}\Omega$$
(1)

where:

7.2 pF and 35 k Ω are internal IC component values. V_{VID} is the VID voltage in volts. f_{SW} is the switching frequency in hertz.

For good initial accuracy and frequency stability, it is recommended to use a 1% resistor.

With VARFREQ pulled above 4 V, the ADP3209 operates with a constant switching frequency. The switching frequency does not change with VID voltage, input voltage, or load current. In addition, the DCM operation at light load is disabled, so the ADP3209 operates in CCM. The value of RT can be calculated by using the following equation:

$$RT = \frac{1.6 \text{ V}}{f_{SW} \times 7.2 \text{ pF}} - 35 \text{ k}\Omega$$

SETTING THE SWITCHING FREQUENCY FOR RPM OPERATION

During the RPM operation, the ADP3209 runs in pseudoconstant frequency if the load current is high enough for continuous current mode. While in DCM, the switching frequency is reduced with the load current in a linear manner. To save power with light loads, lower switching frequency is usually preferred during RPM operation. However, the V_{CCGFX} ripple specification of IMVP-6+ sets a limitation for the lowest switching frequency. Therefore, depending on the inductor and output capacitors, the switching frequency in RPM can be equal to, greater than, or less than its counterpart in PWM.

A resistor between the VRPM and RPM pins sets the pseudoconstant frequency as follows:

$$R_{RPM} = \frac{4 \times RT}{(V_{VID} + 1.0 \text{ V})} \times \frac{A_R \times (1 - D) \times V_{VID}}{R_R \times C_R \times f_{SW}}$$
(2)

where:

 A_R is the internal ramp amplifier gain.

 C_R is the internal ramp capacitor value.

 R_R is an external resistor on the RAMP pin to set the internal ramp magnitude (see the Ramp Resistor Selection section for information about the design of R_R resistance).

If $R_R = 340 \text{ k}\Omega$, the following resistance results in 390 kHz switching frequency in RPM operation.

$$R_{RPM} = \frac{4 \times 357 \text{ k}\Omega}{1.174 \text{ V} + 1.0 \text{ V}} \times \frac{0.2 \times (1 - 0.062) \times 1.174}{390 \text{ k}\Omega \times 5 \text{ pF} \times 390 \text{ kHz}} = 218 \text{ k}\Omega$$

SOFT START AND CURRENT LIMIT LATCH-OFF DELAY TIMES

The soft start and current limit latch-off delay functions share the SS pin; consequently, these parameters must be considered together. First, set C_{SS} for the soft start ramp. This ramp is generated with an 8 μ A internal current source. The value for C_{SS} can be calculated as

$$C_{SS} = \frac{8 \,\mu A \times t_{SS}}{V_{VID}} \tag{3}$$

where t_{SS} is the desired soft start time and is recommended in IMVP-6+ to be less than 3 ms.

Therefore, assuming a desired soft start time of 2 ms, C_{SS} is 13.3 nF, and the closest standard capacitance is 12 nF.

After C_{ss} is set, the current limit latch-off time can be calculated by using the following equation:

$$_{DELAY} = \frac{1.2 \text{ V} \times C_{SS}}{2 \,\mu\text{A}} \tag{4}$$

where *Css* is 7.2 ms.

t

INDUCTOR SELECTION

The choice of inductance determines the ripple current of the inductor. Less inductance results in more ripple current, which increases the output ripple voltage and the conduction losses in the MOSFETs. However, this allows the use of smaller-size inductors, and for a specified peak-to-peak transient deviation, it allows less total output capacitance. Conversely, a higher inductance results in lower ripple current and reduced conduction losses, but it requires larger-size inductors and more output capacitance for the same peak-to-peak transient deviation. For a buck converter, the practical value for peak-to-peak inductor ripple current is less than 50% of the maximum dc current of that inductor. Equation 5 shows the relationship between the inductance, oscillator frequency, and peak-to-peak ripple current. Equation 6 can be used to determine the minimum inductance based on a given output ripple voltage.

$$I_R = \frac{V_{VID} \times (1 - D_{MIN})}{f_{SW} \times L}$$
(5)

$$L \ge \frac{V_{VID} \times R_O \times (1 - D_{MIN})}{f_{SW} \times V_{RIPPLE}}$$
(6)

In this example, R_0 is assumed to be the ESR of the output capacitance, which results in an optimal transient response. Solving Equation 6 for a 16 mV peak-to-peak output ripple voltage yields

$$L \ge \frac{1.174 \text{ V} \times 5.1 \text{ m}\Omega \times (1 - 0.062)}{390 \text{ kHz} \times 16 \text{ mV}} = 901 \text{ nH}$$

If the resultant ripple voltage is less than the initially selected value, the inductor can be changed to a smaller value until the ripple value is met. This iteration allows optimal transient response and minimum output decoupling. In this example, the iteration showed that a 560 nH inductor was sufficient to achieve a good ripple.

The smallest possible inductor should be used to minimize the number of output capacitors. Choosing a 560 nH inductor is a good choice for a starting point, and it provides a calculated ripple current of 6.6 A. The inductor should not saturate at the peak current of 18.3 A, and it should be able to handle the sum of the power dissipation caused by the winding's average current (15 A) plus the ac core loss.

Another important factor in the inductor design is the DCR, which is used for measuring the inductor current. Too large of a DCR causes excessive power losses, whereas too small of a value leads to increased measurement error. For this example, an inductor with a DCR of 1.3 m Ω is used.

Selecting a Standard Inductor

After the inductance and DCR are known, select a standard inductor that best meets the overall design goals. It is also important to specify the inductance and DCR tolerance to maintain the accuracy of the system. Using 20% tolerance for the inductance and 15% for the DCR at room temperature are reasonable values that most manufacturers can meet.

Power Inductor Manufacturers

The following companies provide surface-mount power inductors optimized for high power applications upon request.

- Vishay Dale Electronics, Inc. (605) 665-9301
- Panasonic
 (714) 373-7334
- Sumida Electric Company (847) 545-6700
- NEC Tokin Corporation (510) 324-4110

Output Droop Resistance

The design requires that the regulator output voltage measured at the chipset pins decreases when the output current increases. The specified voltage drop corresponds to the droop resistance (R_0).

The output current is measured by low-pass filtering the voltage across the inductor or current sense resistor. The filter is implemented by the CS amplifier that is configured with R_{PH} , R_{CS} , and C_{CS} . The output resistance of the regulator is set by the following equations:

$$R_{O} = \frac{R_{CS}}{R_{PH}} \times R_{SENSE}$$
(7)

$$C_{CS} = \frac{L}{R_{SENSE} \times R_{CS}}$$
(8)

where R_{SENSE} is the DCR of the output inductors.

Either R_{CS} or R_{PH} can be chosen for added flexibility. Due to the current drive ability of the CSCOMP pin, the R_{CS} resistance should be greater than 100 k Ω . For example, initially select R_{CS} to be equal to 200 k Ω , and then use Equation 8 to solve for C_{CS} :

$$C_{\rm CS} = \frac{560 \text{ nH}}{1.3 \text{ m}\Omega \times 200 \text{ k}\Omega} = 2.2 \text{ nF}$$

If C_{CS} is not a standard capacitance, R_{CS} can be tuned. In this case, the required C_{CS} is a standard value and no tuning is required. For best accuracy, C_{CS} should be a 5% NPO capacitor.

Next, solve for $R_{\mbox{\tiny PH}}$ by rearranging Equation 7 as follows:

 $R_{PH} \ge \frac{1.3 \text{ m}\Omega}{5.1 \text{ m}\Omega} \times 200 \text{ k}\Omega = 51.0 \text{ k}\Omega$

The standard 1% resistor for R_{PH} is 51.1 k Ω .

Inductor DCR Temperature Correction

If the DCR of the inductor is used as a sense element and copper wire is the source of the DCR, the temperature changes associated with the inductor's winding must be compensated for. Fortunately, copper has a well-known temperature coefficient (TC) of 0.39%/°C.

If R_{CS} is designed to have an opposite but equal percentage of change in resistance, it cancels the temperature variation of the inductor's DCR. Due to the nonlinear nature of NTC thermistors, series resistors R_{CS1} and R_{CS2} (see Figure 35) are needed to linearize the NTC and produce the desired temperature coefficient tracking.



Figure 35. Temperature-Compensation Circuit Values

The following procedure and expressions yield values for R_{CS1} , R_{CS2} , and R_{TH} (the thermistor value at 25°C) for a given R_{CS} value.

- 1. Select an NTC to be used based on its type and value. Because the value needed is not yet determined, start with a thermistor with a value close to R_{CS} and an NTC with an initial tolerance of better than 5%.
- 2. Find the relative resistance value of the NTC at two temperatures. The appropriate temperatures will depend on the type of NTC, but 50°C and 90°C have been shown to work well for most types of NTCs. The resistance values are called A (A is $R_{TH}(50°C)/R_{TH}(25°C)$) and B (B is $R_{TH}(90°C)/R_{TH}(25°C)$). Note that the relative value of the NTC is always 1 at 25°C.

- 3. Find the relative value of R_{CS} required for each of the two temperatures. The relative value of R_{CS} is based on the percentage of change needed, which is initially assumed to be 0.39%/°C in this example. The relative values are called $r_1 (r_1 is 1/(1 + TC \times (T_1 25)))$ and $r_2 (r_2 is 1/(1 + TC \times (T_2 25)))$, where TC is 0.0039, T_1 is 50°C, and T_2 is 90°C.
- 4. Compute the relative values for r_{CS1} , r_{CS2} , and r_{TH} by using the following equations:

$$r_{CS2} = \frac{(A-B) \times r_1 \times r_2 - A \times (1-B) \times r_2 + B \times (1-A) \times r_1}{A \times (1-B) \times r_1 - B \times (1-A) \times r_2 - (A-B)}$$
(9)
$$r_{CS1} = \frac{(1-A)}{\frac{1}{1-r_{CS2}} - \frac{A}{r_1 - r_{CS2}}}$$
$$r_{TH} = \frac{1}{\frac{1}{1-r_{CS2}} - \frac{1}{r_{CS1}}}$$

5. Calculate $R_{TH} = r_{TH} \times R_{CS}$, and then select a thermistor of the closest value available. In addition, compute a scaling factor k based on the ratio of the actual thermistor value used relative to the computed one:

$$k = \frac{R_{TH(ACTUAL)}}{R_{TH(CALCULATED)}}$$
(10)

6. Calculate values for R_{CS1} and R_{CS2} by using the following equations:

$$R_{CSI} = R_{CS} \times k \times r_{CSI}$$

$$R_{CS2} = R_{CS} \times ((1-k) + (k \times r_{CS2}))$$
(11)

For example, if a thermistor value of 100 k Ω is selected in Step 1, an available 0603-size thermistor with a value close to R_{CS} is the Vishay NTHS0603N04 NTC thermistor, which has resistance values of A = 0.3359 and B = 0.0771. Using the equations in Step 4, r_{CS1} is 0.359, r_{CS2} is 0.729, and r_{TH} is 1.094. Solving for r_{TH} yields 219 k Ω , so a thermistor of 220 k Ω would be a reasonable selection, making k equal to 1.005. Finally, R_{CS1} and R_{CS2} are found to be 72.2 k Ω and 146 k Ω . Choosing the closest 1% resistor values yields a choice of 71.5 k Ω and 147 k Ω .

COUT SELECTION

The required output decoupling for processors and platforms is typically recommended by Intel. For systems containing both bulk and ceramic capacitors, however, the following guidelines can be a helpful supplement.

Select the number of ceramics and determine the total ceramic capacitance (Cz). This is based on the number and type of capacitors used. Keep in mind that the best location to place ceramic capacitors is inside the socket; however, the physical limit is twenty 0805-size pieces inside the socket. Additional ceramic capacitors can be placed along the outer edge of the socket. A combined ceramic capacitor value of 40 μ F to 50 μ F is recommended and is usually composed of multiple 10 μ F or 22 μ F capacitors.

Ensure that the total amount of bulk capacitance (Cx) is within its limits. The upper limit is dependent on the VID on-the-fly output voltage stepping (voltage step, V_V , in time, t_V , with error of V_{ERR}); the lower limit is based on meeting the critical capacitance for load release at a given maximum load step, ΔI_O . The current version of the IMVP-6+ specification allows a maximum V_{CCGFX} overshoot (V_{OSMAX}) of 10 mV more than the VID voltage for a step-off load current.

$$C_{X(MIN)} \ge \left(\frac{L \times \Delta I_{O}}{\left(R_{O} + \frac{V_{OSMAX}}{\Delta I_{O}}\right) \times V_{VID}} - C_{Z}\right)$$
(12)

$$C_{X(MAX)} \leq \frac{L}{k^2 \times R_0^2} \times \frac{V_V}{V_{VID}} \times \left(\sqrt{1 + \left(t_v \frac{V_{VID}}{V_V} \times \frac{k \times R_0}{L} \right)^2} - 1 \right) - C_2$$

where
$$k = -\ln\left(\frac{V_{ERR}}{V_V}\right)$$
 (13)

To meet the conditions of these expressions and the transient response, the ESR of the bulk capacitor bank (R_X) should be less than two times the droop resistance, R_0 . If the $C_{X(MIN)}$ is greater than $C_{X(MAX)}$, the system does not meet the VID on-the-fly specifications and may require less inductance. In addition, the switching frequency may have to be increased to maintain the output ripple.

For example, if two pieces of 22 μ F, 0805-size MLC capacitors (Cz = 44 μ F) are used during a VID voltage change, the V_{CCGFX} change is 220 mV in 22 μ s with a setting error of 10 mV. If k = 3.1, solving for the bulk capacitance yields

$$C_{X(MIN)} \ge \left(\frac{560 \text{ nH} \times 8 \text{ A}}{\left(5.1 \text{ m}\Omega + \frac{10 \text{ mV}}{8 \text{ A}}\right) \times 1.174 \text{ V}} - 44 \,\mu\text{F}\right) = 256 \,\mu\text{F}$$

$$C_{X(MAX)} \le \frac{560 \text{ nH} \times 220 \text{ mV}}{3.1^2 \times (5.1 \text{ m}\Omega)^2 \times 1.174 \text{ V}} \times \left(\sqrt{1 + \left(\frac{22 \,\mu\text{s} \times 1.174 \text{ V} \times 3.1 \times 5.1 \text{ m}\Omega}{220 \text{ mV} \times 560 \text{ nH}}\right)^2} - 1\right) - 44 \,\mu\text{F}$$

= 992 μF

Using two 220 μ F Panasonic SP capacitors with a typical ESR of 7 m Ω each yields C_x = 440 μ F and R_x = 3.5 m Ω .

Ensure that the ESL of the bulk capacitors (L_x) is low enough to limit the high frequency ringing during a load change. This is tested using

$$L_X \le C_Z \times Ro^2 \times Q^2$$

$$L_X \le 44 \,\mu\text{F} \times (5.1 \,\text{m}\Omega)^2 \times 2 = 2.3 \,\text{nH}$$
(14)

where:

Q is limited to the square root of 2 to ensure a critically damped system.

 L_x is about 450 pH for the two SP capacitors, which is low enough to avoid ringing during a load change. If the L_x of the chosen bulk capacitor bank is too large, the number of ceramic capacitors may need to be increased to prevent excessive ringing.

For this multimode control technique, an all ceramic capacitor design can be used if the conditions of Equations 12, 13, and 14 are satisfied.