

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator

Data Sheet ADP5052

#### **FEATURES**

Wide input voltage range: 4.5 V to 15 V  $\pm 1.5\%$  output accuracy over full temperature range 250 kHz to 1.4 MHz adjustable switching frequency Adjustable/fixed output options via factory fuse Power regulation

Channel 1 and Channel 2: programmable 1.2 A/2.5 A/4 A sync buck regulators with low-side FET driver
Channel 3 and Channel 4: 1.2 A sync buck regulators
Channel 5: 200 mA low dropout (LDO) regulator
Always alive 5.1 V LDO supply for tiny load demand
Single 8 A output (Channel 1 and Channel 2 operated in parallel)

Precision enable with 0.8 V accurate threshold
Active output discharge switch
FPWM or automatic PWM/PSM mode selection
Frequency synchronization input or output
Optional latch-off protection on OVP/OCP failure
Power-good flag on selected channels
UVLO, OCP, and TSD protection
48-lead, 7 mm × 7 mm LFCSP package
-40°C to +125°C junction temperature

#### **APPLICATIONS**

Small cell base stations FPGA and processor applications Security and surveillance Medical applications

#### **GENERAL DESCRIPTION**

The ADP5052 combines four high performance buck regulators and one 200 mA low dropout (LDO) regulator in a 48-lead LFCSP package that meets demanding performance and board space requirements. The device enables direct connection to high input voltages up to 15 V with no preregulators.

Channel 1 and Channel 2 integrate high-side power MOSFETs and low-side MOSFET drivers. External NFETs can be used in low-side power devices to achieve an efficiency optimized solution and deliver a programmable output current of 1.2 A, 2.5 A, or 4 A. Combining Channel 1 and Channel 2 in a parallel configuration can provide a single output with up to 8 A of current.

Channel 3 and Channel 4 integrate both high-side and low-side MOSFETs to deliver output current of 1.2 A.

The switching frequency of the ADP5052 can be programmed or synchronized to an external clock. The ADP5052 contains a

#### TYPICAL APPLICATION CIRCUIT




Figure 1.

precision enable pin on each channel for easy power-up sequencing or adjustable UVLO threshold.

The ADP5052 integrates a general-purpose LDO regulator with low quiescent current and low dropout voltage that provides up to 200 mA of output current.

**Table 1. Family Models** 

I ubic 1. I u	Tuble 1: Tulliny Models								
Model	Channels	I <sup>2</sup> C	Package						
ADP5050	Four bucks, one LDO	Yes	48-Lead LFCSP						
ADP5051	Four bucks, supervisory	Yes	48-Lead LFCSP						
ADP5052	Four bucks, one LDO	No	48-Lead LFCSP						
ADP5053	Four bucks, supervisory	No	48-Lead LFCSP						
ADP5054	Four high current bucks	No	48-Lead LFCSP						

Rev. C Document Feedback

# ADP5052\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

### **EVALUATION KITS**

· ADP5052 Evaluation Board

### **DOCUMENTATION**

#### **Data Sheet**

 ADP5052: 5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator Data Sheet

### **TOOLS AND SIMULATIONS**

- ADIsimPower™ Voltage Regulator Design Tool
- ADP505x Buck Regulator Design Tool

### REFERENCE MATERIALS 🖵

#### Press

 Tiny Integrated Solution Powers RF Agile Radio Applications and FPGAs

#### **Solutions Bulletins & Brochures**

- Integrated Power Solutions for Altera FPGAs
- Integrated, High Power Solutions for Xilinx FPGAs

### DESIGN RESOURCES 🖵

- ADP5052 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

### **DISCUSSIONS**

View all ADP5052 EngineerZone Discussions.

### SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

### **TECHNICAL SUPPORT**

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.


**Data Sheet** 

# **ADP5052**

# **TABLE OF CONTENTS**

Features1	Thermal Shutdown	22
Applications	LDO Regulator	22
Typical Application Circuit	Applications Information	23
General Description	ADIsimPower Design Tool	23
Revision History	Programming the Adjustable Output Voltage	23
Detailed Functional Block Diagram	Voltage Conversion Limitations	23
Specifications4	Current-Limit Setting	23
Buck Regulator Specifications5	Soft Start Setting	24
LDO Regulator Specifications7	Inductor Selection	24
Absolute Maximum Ratings 8	Output Capacitor Selection	24
Thermal Resistance8	Input Capacitor Selection	25
ESD Caution8	Low-Side Power Device Selection	25
Pin Configuration and Function Descriptions9	Programming the UVLO Input	25
Typical Performance Characteristics	Compensation Components Design	26
Theory of Operation	Power Dissipation	26
Buck Regulator Operational Modes17	Junction Temperature	27
Adjustable and Fixed Output Voltages	Design Example	28
Internal Regulators (VREG and VDD)17	Setting the Switching Frequency	28
Separate Supply Applications18	Setting the Output Voltage	28
Low-Side Device Selection18	Setting the Current Limit	28
Bootstrap Circuitry18	Selecting the Inductor	28
Active Output Discharge Switch18	Selecting the Output Capacitor	29
Precision Enabling18	Selecting the Low-Side MOSFET	29
Oscillator18	Designing the Compensation Network	29
Synchronization Input/Output19	Selecting the Soft Start Time	29
Soft Start	Selecting the Input Capacitor	29
Parallel Operation20	Recommended External Components	30
Startup with Precharged Output20	Circuit Board Layout Recommendations	31
Current-Limit Protection	Typical Application Circuits	32
Frequency Foldback21	Factory Default Options	35
Hiccup Protection21	Outline Dimensions	36
Latch-Off Protection21	Ordering Guide	36
Undervoltage Lockout (UVLO)22		
Power-Good Function		
REVISION HISTORY		
11/2016—Rev.B to Rev. C	2/2014—Rev. 0 to Rev. A	
Deleted Factory Programmable Options Section and Table 16 to	Added Table 1; Renumbered Sequentially	
Table 27; Renumbered Sequentially	Changes to Figure 13 and Figure 14	
Changes to Factory Default Options Section35	Changes to Table 11	
Added Endnote 1, Table 16	Updated Outline Dimensions	38
9/2015—Rev. A to Rev. B	5/2013—Revision 0: Initial Version	
Changes to Figure 1 and Table 11	5/2013—Revision o. initial version	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		

### **DETAILED FUNCTIONAL BLOCK DIAGRAM**



# **SPECIFICATIONS**

 $V_{\rm IN}$  = 12 V,  $V_{\rm VREG}$  = 5.1 V,  $T_{\rm J}$  = -40°C to +125°C for minimum and maximum specifications, and  $T_{\rm A}$  = 25°C for typical specifications, unless otherwise noted.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT SUPPLY VOLTAGE RANGE	V <sub>IN</sub>	4.5		15.0	V	PVIN1, PVIN2, PVIN3, PVIN4 pins
QUIESCENT CURRENT						PVIN1, PVIN2, PVIN3, PVIN4 pins
Operating Quiescent Current	I <sub>Q(4-BUCKS)</sub>		4.8	6.25	mA	No switching, all ENx pins high
	I <sub>SHDN(4BUCKS+LDO)</sub>		25	65	μΑ	All ENx pins low
UNDERVOLTAGE LOCKOUT	UVLO					PVIN1, PVIN2, PVIN3, PVIN4 pins
Rising Threshold	$V_{\text{UVLO-RISING}}$		4.2	4.36	V	
Falling Threshold	Vuvlo-falling	3.6	3.78		V	
Hysteresis	V <sub>HYS</sub>		0.42		V	
OSCILLATOR CIRCUIT						
Switching Frequency	f <sub>SW</sub>	700	740	780	kHz	$RT = 25.5 \text{ k}\Omega$
Switching Frequency Range		250		1400	kHz	
SYNC Input						
Input Clock Range	f <sub>SYNC</sub>	250		1400	kHz	
Input Clock Pulse Width						
Minimum On Time	tsync_min_on	100			ns	
Minimum Off Time	t <sub>SYNC_MIN_OFF</sub>	100			ns	
Input Clock High Voltage	$V_{H(SYNC)}$	1.3			V	
Input Clock Low Voltage	$V_{L(SYNC)}$			0.4	V	
SYNC Output						
Clock Frequency	$f_{CLK}$		$f_{SW}$		kHz	
Positive Pulse Duty Cycle	tclk_pulse_duty		50		%	
Rise or Fall Time	tclk_rise_fall		10		ns	
High Level Voltage	$V_{H(SYNC\_OUT)}$		$V_{VREG}$		V	
PRECISION ENABLING						EN1, EN2, EN3, EN4, EN5 pins
High Level Threshold	$V_{TH\_H(EN)}$		0.806	0.832	V	
Low Level Threshold	$V_{TH\_L(EN)}$	0.688	0.725		V	
Pull-Down Resistor	R <sub>PULL-DOWN(EN)</sub>		1.0		ΜΩ	
POWER GOOD						
Internal Power-Good Rising Threshold	$V_{\text{PWRGD(RISE)}}$	86.3	90.5	95	%	
Internal Power-Good Hysteresis	$V_{\text{PWRGD(HYS)}}$		3.3		%	
Internal Power-Good Falling Delay	t <sub>PWRGD_FALL</sub>		50		μs	
Rising Delay for PWRGD Pin	tpwrgd_pin_rise		1		ms	
Leakage Current for PWRGD Pin	I <sub>PWRGD_LEAKAGE</sub>		0.1	1	μΑ	
Output Low Voltage for PWRGD Pin	$V_{\text{PWRGD\_LOW}}$		50	100	mV	$I_{PWRGD} = 1 \text{ mA}$
INTERNAL REGULATORS						
VDD Output Voltage	$V_{VDD}$	3.2	3.305	3.4	V	$I_{VDD} = 10 \text{ mA}$
VDD Current Limit	$I_{LIM\_VDD}$	20	51	80	mA	
VREG Output Voltage	$V_{VREG}$	4.9	5.1	5.3	V	
VREG Dropout Voltage	$V_{DROPOUT}$		225		mV	$I_{VREG} = 50 \text{ mA}$
VREG Current Limit	I <sub>LIM_VREG</sub>	50	95	140	mA	
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	T <sub>SHDN</sub>		150		°C	
Thermal Shutdown Hysteresis	T <sub>HYS</sub>		15		°C	

### **BUCK REGULATOR SPECIFICATIONS**

 $V_{IN}$  = 12 V,  $V_{VREG}$  = 5.1 V,  $f_{SW}$  = 600 kHz for all channels,  $T_J$  = -40°C to +125°C for minimum and maximum specifications, and  $T_A$  = 25°C for typical specifications, unless otherwise noted.

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions/Comments</b>
CHANNEL 1 SYNC BUCK REGULATOR						
FB1 Pin						
Fixed Output Options	V <sub>OUT1</sub>	0.85		1.60	V	Fuse trim
Adjustable Feedback Voltage	$V_{FB1}$		0.800		V	
Feedback Voltage Accuracy	V <sub>FB1</sub> (DEFAULT)	-0.55		+0.55	%	T <sub>J</sub> = 25°C
		-1.25		+1.0	%	0°C ≤ T <sub>J</sub> ≤ 85°C
		-1.5		+1.5	%	–40°C ≤ T <sub>J</sub> ≤ +125°C
Feedback Bias Current SW1 Pin	I <sub>FB1</sub>			0.1	μΑ	Adjustable voltage
High-Side Power FET On Resistance	R <sub>DSON(1H)</sub>		100		mΩ	Pin-to-pin measurement
Current-Limit Threshold	I <sub>TH(ILIM1)</sub>	3.50	4.4	5.28	Α	$R_{ILIM1} = floating$
		1.91	2.63	3.08	Α	$R_{ILIM1} = 47 \text{ k}\Omega$
		4.95	6.44	7.48	Α	$R_{ILIM1} = 22 \text{ k}\Omega$
Minimum On Time	t <sub>MIN_ON1</sub>		117	155	ns	$f_{SW} = 250 \text{ kHz to } 1.4 \text{ MHz}$
Minimum Off Time Low-Side Driver, DL1 Pin	t <sub>MIN_OFF1</sub>		$1/9 \times t_{SW}$		ns	f <sub>sw</sub> = 250 kHz to 1.4 MHz
Rising Time	t <sub>RISING1</sub>		20		ns	$C_{ISS} = 1.2 \text{ nF}$
Falling Time	t <sub>FALLING1</sub>		3.4		ns	$C_{ISS} = 1.2 \text{ nF}$
Sourcing Resistor	tsourcing1		10		Ω	
Sinking Resistor	tsinking1		0.95		Ω	
Error Amplifier (EA), COMP1 Pin						
EA Transconductance	g <sub>m1</sub>	310	470	620	μS	
Soft Start						
Soft Start Time	t <sub>SS1</sub>		2.0		ms	SS12 connected to VREG
Programmable Soft Start Range		2.0		8.0	ms	
Hiccup Time	t <sub>HICCUP1</sub>		$7 \times t_{SS1}$		ms	
C <sub>OUT</sub> Discharge Switch On Resistance	R <sub>DIS1</sub>		250		Ω	
CHANNEL 2 SYNC BUCK REGULATOR						
FB2 Pin						
Fixed Output Options	V <sub>OUT2</sub>	3.3		5.0	V	Fuse trim
Adjustable Feedback Voltage	$V_{\text{FB2}}$		0.800		V	
Feedback Voltage Accuracy	V <sub>FB2(DEFAULT)</sub>	-0.55		+0.55	%	T <sub>J</sub> = 25°C
		-1.25		+1.0	%	0°C ≤ T <sub>J</sub> ≤ 85°C
		-1.5		+1.5	%	–40°C ≤ T <sub>J</sub> ≤ +125°C
Feedback Bias Current	I <sub>FB2</sub>			0.1	μΑ	Adjustable voltage
SW2 Pin						
High-Side Power FET On Resistance	R <sub>DSON(2H)</sub>		110		mΩ	Pin-to-pin measurement
Current-Limit Threshold	I <sub>TH(ILIM2)</sub>	3.50	4.4	5.28	Α	$R_{ILIM2} = floating$
		1.91	2.63	3.08	Α	$R_{ILIM2} = 47 \text{ k}\Omega$
		4.95	6.44	7.48	Α	$R_{ILIM2} = 22 \text{ k}\Omega$
Minimum On Time	t <sub>MIN_ON2</sub>		117	155	ns	$f_{SW} = 250 \text{ kHz to } 1.4 \text{ MHz}$
Minimum Off Time	t <sub>MIN_OFF2</sub>		$1/9 \times t_{SW}$		ns	$f_{SW} = 250 \text{ kHz to } 1.4 \text{ MHz}$
Low-Side Driver, DL2 Pin						
Rising Time	t <sub>RISING2</sub>		20		ns	C <sub>ISS</sub> = 1.2 nF
Falling Time	t <sub>FALLING2</sub>		3.4		ns	C <sub>ISS</sub> = 1.2 nF
Sourcing Resistor	tsourcing2		10		Ω	
Sinking Resistor	t <sub>SINKING2</sub>		0.95		Ω	

Rev. C | Page 5 of 36

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Error Amplifier (EA), COMP2 Pin						
EA Transconductance	g <sub>m2</sub>	310	470	620	μS	
Soft Start						
Soft Start Time	t <sub>SS2</sub>		2.0		ms	SS12 connected to VREG
Programmable Soft Start Range		2.0		8.0	ms	
Hiccup Time	t <sub>HICCUP2</sub>		$7 \times t_{SS2}$		ms	
C <sub>OUT</sub> Discharge Switch On Resistance	R <sub>DIS2</sub>		250		Ω	
CHANNEL 3 SYNC BUCK REGULATOR FB3 Pin						
	V	1 20		1.00		From twins
Fixed Output Options	V <sub>OUT3</sub>	1.20	0.000	1.80	V	Fuse trim
Adjustable Feedback Voltage		0.55	0.800	. 0. 55	V	T 25%
Feedback Voltage Accuracy	V <sub>FB3</sub> (DEFAULT)	-0.55		+0.55	%	T <sub>J</sub> = 25°C
		-1.25		+1.0	%	0°C ≤ T <sub>J</sub> ≤ 85°C
		-1.5		+1.5	%	-40°C ≤ T <sub>J</sub> ≤ +125°C
Feedback Bias Current SW3 Pin	I <sub>FB3</sub>			0.1	μΑ	Adjustable voltage
High-Side Power FET On Resistance	R <sub>DSON(3H)</sub>		225		mΩ	Pin-to-pin measurement
Low-Side Power FET On Resistance	R <sub>DSON(3L)</sub>		150		mΩ	Pin-to-pin measurement
Current-Limit Threshold	I <sub>TH(ILIM3)</sub>	1.7	2.2	2.55	Α	
Minimum On Time	t <sub>MIN ON3</sub>		90	120	ns	$f_{SW} = 250 \text{ kHz to } 1.4 \text{ MHz}$
Minimum Off Time	t <sub>MIN_OFF3</sub>		$1/9 \times t_{SW}$		ns	f <sub>sw</sub> = 250 kHz to 1.4 MHz
Error Amplifier (EA), COMP3 Pin	5.1\_G1.13		1,70 11 2311			1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1511   1
EA Transconductance	G <sub>m3</sub>	310	470	620	μS	
Soft Start	91113	3.0	., 0	020	ا ا	
Soft Start Time	t <sub>SS3</sub>		2.0		ms	SS34 connected to VREG
Programmable Soft Start Range	<b>C</b> 553	2.0	2.0	8.0	ms	3334 Connected to VILC
Hiccup Time	t <sub>HICCUP3</sub>	2.0	$7 \times t_{SS3}$	0.0	ms	
C <sub>OUT</sub> Discharge Switch On Resistance	R <sub>DIS3</sub>		250		Ω	
CHANNEL 4 SYNC BUCK REGULATOR	TIDIS3		250		12	
FB4 Pin	.,	1.5			.,	
Fixed Output Options	V <sub>OUT4</sub>	2.5		5.5	V	Fuse trim
Adjustable Feedback Voltage	$V_{FB4}$		0.800		V	
Feedback Voltage Accuracy	V <sub>FB4(DEFAULT)</sub>	-0.55		+0.55	%	T <sub>J</sub> = 25°C
		-1.25		+1.0	%	0°C ≤ T <sub>J</sub> ≤ 85°C
		-1.5		+1.5	%	-40°C ≤ T <sub>J</sub> ≤ +125°C
Feedback Bias Current	I <sub>FB4</sub>			0.1	μΑ	
SW4 Pin						
High-Side Power FET On Resistance	R <sub>DSON(4H)</sub>		225		mΩ	Pin-to-pin measurement
Low-Side Power FET On Resistance	R <sub>DSON(4L)</sub>		150		mΩ	Pin-to-pin measurement
Current-Limit Threshold	I <sub>TH(ILIM4)</sub>	1.7	2.2	2.55	Α	
Minimum On Time	t <sub>MIN_ON4</sub>		90	120	ns	$f_{SW} = 250 \text{ kHz to } 1.4 \text{ MHz}$
Minimum Off Time	t <sub>MIN_OFF4</sub>		$1/9 \times t_{SW}$		ns	$f_{SW} = 250 \text{ kHz to } 1.4 \text{ MHz}$
Error Amplifier (EA), COMP4 Pin	_					
EA Transconductance	Gm4	310	470	620	μS	
Soft Start	J		•			
Soft Start Time	t <sub>SS4</sub>		2.0		ms	SS34 connected to VREG
Programmable Soft Start Range	£334	2.0	2.0	8.0	ms	555 i connected to vited
i i varai i i i i abic 301 i 3tai i Nai IUC		2.0		0.0	1113	
Hiccup Time	tHICCUP4		$7 \times t_{SS4}$		ms	

### **LDO REGULATOR SPECIFICATIONS**

 $V_{IN5}$  = (VOUT5 + 0.5 V) or 1.7 V (whichever is greater) to 5.5 V;  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu$ F;  $T_J$  =  $-40^{\circ}$ C to +125 $^{\circ}$ C for minimum and maximum specifications, and  $T_A$  = 25 $^{\circ}$ C for typical specifications, unless otherwise noted.

Table 4.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT SUPPLY VOLTAGE RANGE	1.7		5.5	V	PVIN5 pin
OPERATIONAL SUPPLY CURRENT					
Bias Current for LDO Regulator		30	130	μΑ	Ιουτ5 = 200 μΑ
		60	170	μΑ	louт5 = 10 mA
		145	320	μΑ	louт5 = 200 mA
VOLTAGE FEEDBACK (FB5 PIN)					
Adjustable Feedback Voltage		0.500		V	
Feedback Voltage Accuracy	-1.0		+1.0	%	T <sub>J</sub> = 25°C
	-1.6		+1.6	%	0°C ≤ T <sub>J</sub> ≤ 85°C
	-2.0		+2.0	%	-40°C ≤ T <sub>J</sub> ≤ +125°C
DROPOUT VOLTAGE					I <sub>OUT5</sub> = 200 mA
		80		mV	VOUT5 = 3.3 V
		100		mV	VOUT5 = 2.5 V
		180		mV	VOUT5 = 1.5 V
CURRENT-LIMIT THRESHOLD	250	510		mA	Specified from the output voltage drop
					to 90% of the specified typical value
OUTPUT NOISE		92		μV rms	10 Hz to 100 kHz, $V_{PVINS} = 5 V$ , $VOUT5 = 1.8 V$
POWER SUPPLY REJECTION RATIO					V <sub>PVIN5</sub> = 5 V, VOUT5 = 1.8 V, I <sub>OUT5</sub> = 1 mA
		77		dB	10 kHz
		66		dB	100 kHz

### **ABSOLUTE MAXIMUM RATINGS**

Table 5

Table 5.	
Parameter	Rating
PVIN1 to PGND	-0.3 V to +18 V
PVIN2 to PGND	–0.3 V to +18 V
PVIN3 to PGND3	–0.3 V to +18 V
PVIN4 to PGND4	-0.3 V to +18 V
PVIN5 to GND	–0.3 V to +6.5 V
SW1 to PGND	-0.3 V to +18 V
SW2 to PGND	–0.3 V to +18 V
SW3 to PGND3	–0.3 V to +18 V
SW4 to PGND4	-0.3 V to +18 V
PGND to GND	-0.3 V to +0.3 V
PGND3 to GND	-0.3 V to +0.3 V
PGND4 to GND	-0.3 V to +0.3 V
BST1 to SW1	-0.3 V to +6.5 V
BST2 to SW2	-0.3 V to +6.5 V
BST3 to SW3	-0.3 V to +6.5 V
BST4 to SW4	-0.3 V to +6.5 V
DL1 to PGND	-0.3 V to +6.5 V
DL2 to PGND	-0.3 V to +6.5 V
SS12, SS34 to GND	-0.3 V to +6.5 V
EN1, EN2, EN3, EN4, EN5 to GND	-0.3 V to +6.5 V
VREG to GND	-0.3 V to +6.5 V
SYNC/MODE to GND	-0.3 V to +6.5 V
VOUT5, FB5 to GND	-0.3 V to +6.5 V
RT to GND	-0.3 V to +3.6 V
PWRGD to GND	-0.3 V to +6.5 V
FB1, FB2, FB3, FB4 to GND <sup>1</sup>	-0.3 V to +3.6 V
FB2 to GND <sup>2</sup>	-0.3 V to +6.5 V
FB4 to GND <sup>2</sup>	-0.3 V to +7 V
COMP1, COMP2, COMP3, COMP4 to GND	-0.3 V to +3.6 V
VDD to GND	-0.3 V to +3.6 V
Storage Temperate Range	−65°C to +150°C
Operational Junction Temperature Range	-40°C to +125°C
<sup>1</sup> This rating applies to the adjustable outpu	it voltage models of the ADP5052

<sup>&</sup>lt;sup>1</sup> This rating applies to the adjustable output voltage models of the ADP5052.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 6. Thermal Resistance** 

Package Type	θја	θις	Unit
48-Lead LFCSP	27.87	2.99	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> This rating applies to the fixed output voltage models of the ADP5052.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 7. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	BST3	High-Side FET Driver Power Supply for Channel 3.
2	PGND3	Power Ground for Channel 3.
3	SW3	Switching Node Output for Channel 3.
4	PVIN3	Power Input for Channel 3. Connect a bypass capacitor between this pin and ground.
5	EN5	Enable Input for Channel 5. An external resistor divider can be used to set the turn-on threshold.
6	FB5	Feedback Sensing Input for Channel 5.
7	VOUT5	Power Output for Channel 5.
8	PVIN5	Power Input for Channel 5. Connect a bypass capacitor between this pin and ground.
9	PVIN4	Power Input for Channel 4. Connect a bypass capacitor between this pin and ground.
10	SW4	Switching Node Output for Channel 4.
11	PGND4	Power Ground for Channel 4.
12	BST4	High-Side FET Driver Power Supply for Channel 4.
13	GND	This pin is for internal test purposes. Connect this pin to ground.
14	EN4	Enable Input for Channel 4. An external resistor divider can be used to set the turn-on threshold.
15	COMP4	Error Amplifier Output for Channel 4. Connect an RC network from this pin to ground.
16	FB4	Feedback Sensing Input for Channel 4.
17, 18, 19	GND	These pins are for internal test purposes. Connect these pins to ground.
20	PWRGD	Power-Good Signal Output. This open-drain output is the power-good signal for the selected channels.
21	FB2	Feedback Sensing Input for Channel 2.
22	COMP2	Error Amplifier Output for Channel 2. Connect an RC network from this pin to ground.
23	EN2	Enable Input for Channel 2. An external resistor divider can be used to set the turn-on threshold.
24, 25	PVIN2	Power Input for Channel 2. Connect a bypass capacitor between this pin and ground.
26, 27	SW2	Switching Node Output for Channel 2.
28	BST2	High-Side FET Driver Power Supply for Channel 2.
29	DL2	Low-Side FET Gate Driver for Channel 2. Connect a resistor from this pin to ground to program the current-limit threshold for Channel 2.
30	PGND	Power Ground for Channel 1 and Channel 2.
31	DL1	Low-Side FET Gate Driver for Channel 1. Connect a resistor from this pin to ground to program the current-limit threshold for Channel 1.
32	BST1	High-Side FET Driver Power Supply for Channel 1.

Pin No.	Mnemonic	Description
33, 34	SW1	Switching Node Output for Channel 1.
35, 36	PVIN1	Power Input for the Internal 5.1 V VREG Linear Regulator and the Channel 1 Buck Regulator. Connect a bypass capacitor between this pin and ground.
37	EN1	Enable Input for Channel 1. An external resistor divider can be used to set the turn-on threshold.
38	SS12	Connect a resistor divider from this pin to VREG and ground to configure the soft start time for Channel 1 and Channel 2 (see the Soft Start section). This pin is also used to configure parallel operation of Channel 1 and Channel 2 (see the Parallel Operation section).
39	COMP1	Error Amplifier Output for Channel 1. Connect an RC network from this pin to ground.
40	FB1	Feedback Sensing Input for Channel 1.
41	RT	Connect a resistor from RT to ground to program the switching frequency from 250 kHz to 1.4 MHz. For more information, see the Oscillator section.
42	VDD	Output of the Internal 3.3 V Linear Regulator. Connect a 1 µF ceramic capacitor between this pin and ground.
43	SYNC/MODE	Synchronization Input/Output (SYNC). To synchronize the switching frequency of the part to an external clock, connect this pin to an external clock with a frequency from 250 kHz to 1.4 MHz. This pin can also be configured as a synchronization output by factory fuse.  Forced PWM or Automatic PWM/PSM Selection Pin (MODE). When this pin is logic high, the part operates in forced PWM (FPWM) mode. When this pin is logic low, the part operates in automatic PWM/PSM mode.
44	VREG	Output of the Internal 5.1 V Linear Regulator. Connect a 1 µF ceramic capacitor between this pin and ground.
45	FB3	Feedback Sensing Input for Channel 3.
46	COMP3	Error Amplifier Output for Channel 3. Connect an RC network from this pin to ground.
47	SS34	Connect a resistor divider from this pin to VREG and ground to configure the soft start time for Channel 3 and Channel 4 (see the Soft Start section).
48	EN3	Enable Input for Channel 3. An external resistor divider can be used to set the turn-on threshold.
	EPAD	Exposed Pad (Analog Ground). The exposed pad must be connected and soldered to an external ground plane.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Channel 1/Channel 2 Efficiency Curve,  $V_{IN} = 12 \text{ V}$ ,  $f_{SW} = 600 \text{ kHz}$ , FPWM Mode




Figure 5. Channel 1/Channel 2 Efficiency Curve,  $V_{IN} = 5.0 \text{ V}$ ,  $f_{SW} = 600 \text{ kHz}$ , FPWM Mode




Figure 6. Channel 1/Channel 2 Efficiency Curve,  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = 1.8 \text{ V}$ , FPWM Mode




Figure 7. Channel 1/Channel 2 Efficiency Curve, V<sub>IN</sub> = 12 V, f<sub>SW</sub> = 600 kHz, FPWM and Automatic PWM/PSM Modes




Figure 8. Channel 3/Channel 4 Efficiency Curve, V<sub>IN</sub> = 12 V, f<sub>SW</sub> = 600 kHz, FPWM Mode




Figure 9. Channel 3/Channel 4 Efficiency Curve,  $V_{IN} = 5.0 \text{ V}$ ,  $f_{SW} = 600 \text{ kHz}$ , FPWM Mode




Figure 10. Channel 3/Channel 4 Efficiency Curve,  $V_{\rm IN}$  = 12 V,  $V_{\rm OUT}$  = 1.8 V, FPWM Mode




Figure 11. Channel 3/Channel 4 Efficiency Curve,  $V_{\rm IN}$  = 12 V,  $f_{\rm SW}$  = 600 kHz, FPWM and Automatic PWM/PSM Modes




Figure 12. Channel 1 Load Regulation,  $V_{IN} = 12$  V,  $V_{OUT} = 3.3$  V,  $f_{SW} = 600$  kHz, FPWM Mode




Figure 13. Channel 1 Line Regulation,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 4 A,  $f_{SW}$  = 600 kHz, FPWM Mode




Figure 14. Channel 3 Load Regulation,  $V_{\rm IN}$  = 12 V,  $V_{\rm OUT}$  = 3.3 V,  $f_{\rm SW}$  = 600 kHz, FPWM Mode




Figure 15. Channel 3 Line Regulation,  $V_{OUT} = 3.3 \text{ V}$ ,  $I_{OUT} = 1 \text{ A}$ ,  $f_{SW} = 600 \text{ kHz}$ , FPWM Mode




Figure 16. 0.8 V Feedback Voltage Accuracy vs. Temperature for Channel 1, Adjustable Output Model




Figure 17. Frequency vs. Temperature,  $V_{IN} = 12 V$ 




Figure 18. Quescient Current vs. Temperature (Includes PVIN1, PVIN2, PVIN3, and PVIN4)




Figure 19. Shutdown Current vs. Temperature (EN1, EN2, EN3, EN4, and EN5 Low)




Figure 20. UVLO Threshold vs. Temperature




Figure 21. Channel 1/Channel 2 Current Limit vs. Input Voltage




Figure 22. Minimum On Time vs. Temperature




Figure 23. Channel 5 (LDO Regulator) Line Regulation over Output Load




Figure 24. Channel 5 (LDO Regulator) Output Noise Spectrum,  $V_{IN} = 5$  V,  $C_{OUT} = 1$   $\mu$ F,  $I_{OUT} = 10$  mA




Figure 25. Channel 5 (LDO Regulator) Output Noise vs. Output Load,  $V_{IN}$  = 5 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 26. Channel 5 (LDO Regulator) PSRR over Output Load,  $V_{IN} = 5 V$ ,  $V_{OUT} = 3.3 V$ ,  $C_{OUT} = 1 \mu F$ 




Figure 27. Channel 5 (LDO Regulator) PSRR over Various Loads and Dropout Voltages,  $V_{OUT} = 3.3 \text{ V}$ ,  $C_{OUT} = 1 \mu F$ 




Figure 28. Steady State Waveform at Heavy Load,  $V_{IN}$  = 12 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 3 A,  $f_{SW}$  = 600 kHz, L = 4.7  $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F × 2, FPWM Mode




Figure 29. Steady State Waveform at Light Load,  $V_{\rm IN}=12$  V,  $V_{\rm OUT}=3.3$  V,  $I_{\rm OUT}=30$  mA,  $f_{\rm SW}=600$  kHz, L=4.7  $\mu$ H,  $C_{\rm OUT}=47$   $\mu$ F  $\times$  2, Automatic PWM/PSM Mode




Figure 30. Channel 1/Channel 2 Load Transient, 1 A to 4 A,  $V_{IN}$  = 12 V,  $V_{OUT}$  = 3.3 V,  $f_{SW}$  = 600 kHz, L = 2.2  $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F imes 2




Figure 31. Load Transient, Channel 1/Channel 2 Parallel Output, 0 A to 6 A,  $V_{IN}=12~V, V_{OUT}=3.3~V, f_{SW}=600~kHz, L=4.7~\mu H, C_{OUT}=47~\mu F\times 4$ 




Figure 32. Channel 1/Channel 2 Soft Start with 4 A Resistance Load,  $V_{IN}=12~V, V_{OUT}=1.2~V, f_{SW}=600~kHz, L=1~\mu H, C_{OUT}=47~\mu F\times 2$ 




Figure 33. Startup with Precharged Output,  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 34. Channel 1/Channel 2 Shutdown with Active Output Discharge,  $V_{IN}=12$  V,  $V_{OUT}=1.2$  V,  $f_{SW}=600$  kHz, L=1  $\mu$ H,  $C_{OUT}=47$   $\mu$ F  $\times$  2




Figure 35. Short-Circuit Protection Entry,  $V_{IN}$  = 12 V,  $V_{OUT}$  = 1.2 V,  $f_{SW}$  = 600 kHz, L = 1  $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F  $\times$  2




Figure 36. Short-Circuit Protection Recovery,  $V_{IN}$  = 12 V,  $V_{OUT}$  = 1.2 V,  $f_{SW}$  = 600 kHz, L = 1  $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F  $\times$  2

### THEORY OF OPERATION

The ADP5052 is a micropower management unit that combines four high performance buck regulators with a 200 mA low dropout (LDO) regulator in a 48-lead LFCSP package to meet demanding performance and board space requirements. The device enables direct connection to high input voltages up to 15 V with no preregulators to make applications simpler and more efficient.

# BUCK REGULATOR OPERATIONAL MODES PWM Mode

In pulse-width modulation (PWM) mode, the buck regulators in the ADP5052 operate at a fixed frequency; this frequency is set by an internal oscillator that is programmed by the RT pin. At the start of each oscillator cycle, the high-side MOSFET turns on and sends a positive voltage across the inductor. The inductor current increases until the current-sense signal exceeds the peak inductor current threshold that turns off the high-side MOSFET; this threshold is set by the error amplifier output.

During the high-side MOSFET off time, the inductor current decreases through the low-side MOSFET until the next oscillator clock pulse starts a new cycle. The buck regulators in the ADP5052 regulate the output voltage by adjusting the peak inductor current threshold.

#### **PSM Mode**

To achieve higher efficiency, the buck regulators in the ADP5052 smoothly transition to variable frequency power save mode (PSM) operation when the output load falls below the PSM current threshold. When the output voltage falls below regulation, the buck regulator enters PWM mode for a few oscillator cycles until the voltage increases to within regulation. During the idle time between bursts, the MOSFET turns off, and the output capacitor supplies all the output current.

The PSM comparator monitors the internal compensation node, which represents the peak inductor current information. The average PSM current threshold depends on the input voltage  $(V_{\rm IN})$ , the output voltage  $(V_{\rm OUT})$ , the inductor, and the output capacitor. Because the output voltage occasionally falls below regulation and then recovers, the output voltage ripple in PSM operation is larger than the ripple in the forced PWM mode of operation under light load conditions.

#### Forced PWM and Automatic PWM/PSM Modes

The buck regulators can be configured to always operate in PWM mode using the SYNC/MODE pin. In forced PWM (FPWM) mode, the regulator continues to operate at a fixed frequency even when the output current is below the PWM/PSM threshold. In PWM mode, efficiency is lower compared to PSM mode under light load conditions. The low-side MOSFET remains on when the inductor current falls to less than 0 A, causing the ADP5052 to enter continuous conduction mode (CCM).

The buck regulators can be configured to operate in automatic PWM/PSM mode using the SYNC/MODE pin. In automatic PWM/PSM mode, the buck regulators operate in either PWM mode or PSM mode, depending on the output current. When the average output current falls below the PWM/PSM threshold, the buck regulator enters PSM mode operation; in PSM mode, the regulator operates with a reduced switching frequency to maintain high efficiency. The low-side MOSFET turns off when the output current reaches 0 A, causing the regulator to operate in discontinuous mode (DCM).

When the SYNC/MODE pin is connected to VREG, the part operates in forced PWM (FPWM) mode. When the SYNC/MODE pin is connected to ground, the part operates in automatic PWM/PSM mode.

#### ADJUSTABLE AND FIXED OUTPUT VOLTAGES

The ADP5052 provides adjustable and fixed output voltage settings via factory fuse. For the adjustable output settings, use an external resistor divider to set the desired output voltage via the feedback reference voltage (0.8 V for Channel 1 to Channel 4, and 0.5 V for Channel 5).

For the fixed output settings, the feedback resistor divider is built into the ADP5052, and the feedback pin (FBx) must be tied directly to the output. Table 8 lists the available fixed output voltage ranges for each buck regulator channel.

**Table 8. Fixed Output Voltage Ranges** 

Channel	Fixed Output Voltage Range
Channel 1	0.85 V to 1.6 V in 25 mV steps
Channel 2	3.3 V to 5.0 V in 300 mV or 200 mV steps
Channel 3	1.2 V to 1.8 V in 100 mV steps
Channel 4	2.5 V to 5.5 V in 100 mV steps

The output range can also be programmed by factory fuse. If a different output voltage range is required, contact your local Analog Devices, Inc., sales or distribution representative.

#### **INTERNAL REGULATORS (VREG AND VDD)**

The internal VREG regulator in the ADP5052 provides a stable 5.1 V power supply for the bias voltage of the MOSFET drivers. The internal VDD regulator in the ADP5052 provides a stable 3.3 V power supply for internal control circuits. Connect a 1.0  $\mu F$  ceramic capacitor between VREG and ground; connect another 1.0  $\mu F$  ceramic capacitor between VDD and ground. The internal VREG and VDD regulators are active as long as PVIN1 is available.

The internal VREG regulator can provide a total load of 95 mA including the MOSFET driving current, and it can be used as an always alive 5.1 V power supply for a small system current demand. The current-limit circuit is included in the VREG regulator to protect the circuit when the part is heavily loaded.

The VDD regulator is for internal circuit use and is not recommended for other purposes.

#### SEPARATE SUPPLY APPLICATIONS

The ADP5052 supports separate input voltages for the four buck regulators. This means that the input voltages for the four buck regulators can be connected to different supply voltages.

The PVIN1 voltage provides the power supply for the internal regulators and the control circuitry. Therefore, if the user plans to use separate supply voltages for the buck regulators, the PVIN1 voltage must be above the UVLO threshold before the other channels begin to operate.

Precision enabling can be used to monitor the PVIN1 voltage and to delay the startup of the outputs to ensure that PVIN1 is high enough to support the outputs in regulation. For more information, see the Precision Enabling section.

The ADP5052 supports cascading supply operation for the four buck regulators. As shown in Figure 37, PVIN2, PVIN3, and PVIN4 are powered from the Channel 1 output. In this configuration, the Channel 1 output voltage must be higher than the UVLO threshold for PVIN2, PVIN3, and PVIN4.




Figure 37. Cascading Supply Application

#### **LOW-SIDE DEVICE SELECTION**

The buck regulators in Channel 1 and Channel 2 integrate 4 A high-side power MOSFETs and low-side MOSFET drivers. The N-channel MOSFETs selected for use with the ADP5052 must be able to work with the synchronized buck regulators. In general, a low  $R_{\rm DSON}$  N-channel MOSFET can be used to achieve higher efficiency; dual MOSFETs in one package (for both Channel 1 and Channel 2) are recommended to save space on the PCB. For more information, see the Low-Side Power Device Selection section.

#### **BOOTSTRAP CIRCUITRY**

Each buck regulator in the ADP5052 has an integrated bootstrap regulator. The bootstrap regulator requires a 0.1  $\mu$ F ceramic capacitor (X5R or X7R) between the BSTx and SWx pins to provide the gate drive voltage for the high-side MOSFET.

#### **ACTIVE OUTPUT DISCHARGE SWITCH**

Each buck regulator in the ADP5052 integrates a discharge switch from the switching node to ground. This switch is turned on when its associated regulator is disabled, which helps to discharge the output capacitor quickly. The typical value of the discharge switch is 250  $\Omega$  for Channel 1 to Channel 4. The discharge switch function can be enabled or disabled for all four buck regulators by factory fuse.

#### PRECISION ENABLING

The ADP5052 has an enable control pin for each regulator, including the LDO regulator. The enable control pin (ENx) features a precision enable circuit with a 0.8 V reference voltage. When the voltage at the ENx pin is greater than 0.8 V, the regulator is enabled. When the voltage at the ENx pin falls below 0.725 V, the regulator is disabled. An internal 1  $M\Omega$  pull-down resistor prevents errors if the ENx pin is left floating.

The precision enable threshold voltage allows easy sequencing of channels within the part, as well as sequencing between the ADP5052 and other input/output supplies. The ENx pin can also be used as a programmable UVLO input using a resistor divider (see Figure 38). For more information, see the Programming the UVLO Input section.




Figure 38. Precision Enable Diagram for One Channel

#### **OSCILLATOR**

The switching frequency ( $f_{SW}$ ) of the ADP5052 can be set to a value from 250 kHz to 1.4 MHz by connecting a resistor from the RT pin to ground. The value of the RT resistor can be calculated as follows:

$$R_{RT}(k\Omega) = [14,822/f_{SW}(kHz)]^{1.081}$$

Figure 39 shows the typical relationship between the switching frequency (f<sub>SW</sub>) and the RT resistor. The adjustable frequency allows users to make decisions based on the trade-off between efficiency and solution size.




Figure 39. Switching Frequency vs. RT Resistor

For Channel 1 and Channel 3, the frequency can be set to half the master switching frequency set by the RT pin. This setting can be selected by factory fuse. If the master switching frequency is less than 250 kHz, this halving of the frequency for Channel 1 or Channel 3 is not recommended.

#### **Phase Shift**

The phase shift between Channel 1 and Channel 2 and between Channel 3 and Channel 4 is 180°. Therefore, Channel 3 is in phase with Channel 1, and Channel 4 is in phase with Channel 2 (see Figure 40). This phase shift maximizes the benefits of out-of-phase operation by reducing the input ripple current and lowering the ground noise.




Figure 40. Phase Shift Diagram, Four Buck Regulators

#### SYNCHRONIZATION INPUT/OUTPUT

The switching frequency of the ADP5052 can be synchronized to an external clock with a frequency range from 250 kHz to 1.4 MHz. The ADP5052 automatically detects the presence of an external clock applied to the SYNC/MODE pin, and the switching frequency transitions smoothly to the frequency of the external clock. When the external clock signal stops, the device automatically switches back to the internal clock and continues to operate.

Note that the internal switching frequency set by the RT pin must be programmed to a value that is close to the external clock value for successful synchronization; the suggested frequency difference is less than  $\pm 15\%$  in typical applications.

The SYNC/MODE pin can be configured as a synchronization clock output by factory fuse. A positive clock pulse with a 50% duty cycle is generated at the SYNC/MODE pin with a frequency equal to the internal switching frequency set by the RT pin. There is a short delay time (approximately 15% of tsw) from the generated synchronization clock to the Channel 1 switching node.

Figure 41 shows two ADP5052 devices configured for frequency synchronization mode: one ADP5052 device is configured as the clock output to synchronize another ADP5052 device. It is recommended that a 100 k $\Omega$  pull-up resistor be used to prevent logic errors when the SYNC/MODE pin is left floating.




Figure 41. Two ADP5052 Devices Configured for Synchronization Mode

In the configuration shown in Figure 41, the phase shift between Channel 1 of the first ADP5052 device and Channel 1 of the second ADP5052 device is 0° (see Figure 42).




Figure 42. Waveforms of Two ADP5052 Devices Operating in Synchronization Mode

#### SOFT START

The buck regulators in the ADP5052 include soft start circuitry that ramps the output voltage in a controlled manner during startup, thereby limiting the inrush current. The soft start time is typically fixed at 2 ms for each buck regulator when the SS12 and SS34 pins are tied to VREG.

To set the soft start time to a value of 2 ms, 4 ms, or 8 ms, connect a resistor divider from the SS12 or SS34 pin to the VREG pin and ground (see Figure 43). This configuration may be required to accommodate a specific start-up sequence or an application with a large output capacitor.




Figure 43. Level Detector Circuit for Soft Start

The SS12 pin can be used to program the soft start time and parallel operation for Channel 1 and Channel 2. The SS34 pin can be used to program the soft start time for Channel 3 and Channel 4. Table 9 provides the values of the resistors needed to set the soft start time.

Table 9. Soft Start Time Set by the SS12 and SS34 Pins

		Soft Sta	rt Time	Soft Sta	rt Time
$R_{TOP}(k\Omega)$	$R_{BOT}(k\Omega)$	Channel 1	Channel 2	Channel 3	Channel 4
0	N/A	2 ms	2 ms	2 ms	2 ms
100	600	2 ms	Parallel	2 ms	4 ms
200	500	2 ms	8 ms	2 ms	8 ms
300	400	4 ms	2 ms	4 ms	2 ms
400	300	4 ms	4 ms	4 ms	4 ms
500	200	8 ms	2 ms	4 ms	8 ms
600	100	8 ms	Parallel	8 ms	2 ms
N/A	0	8 ms	8 ms	8 ms	8 ms

#### PARALLEL OPERATION

The ADP5052 supports two-phase parallel operation of Channel 1 and Channel 2 to provide a single output with up to 8 A of current. To configure Channel 1 and Channel 2 as a two-phase single output in parallel operation, do the following (see Figure 44):

- Use the SS12 pin to select parallel operation as specified in Figure 44.
- Leave the COMP2 pin open.
- Use the FB1 pin to set the output voltage.
- Connect the FB2 pin to ground (FB2 is ignored).
- Connect the EN2 pin to ground (EN2 is ignored).




Figure 44. Parallel Operation for Channel 1 and Channel 2

When Channel 1 and Channel 2 are operated in the parallel configuration, configure the channels as follows:

- Set the input voltages and current-limit settings for Channel 1 and Channel 2 to the same values.
- Operate both channels in forced PWM mode.

Current balance in parallel configuration is well regulated by the internal control loop. Figure 45 shows the typical current balance matching in the parallel output configuration.




Figure 45. Current Balance in Parallel Output Configuration,  $V_{IN} = 12 \text{ V}, V_{OUT} = 1.2 \text{ V}, f_{SW} = 600 \text{ kHz}, FPWM Mode}$ 

#### STARTUP WITH PRECHARGED OUTPUT

The buck regulators in the ADP5052 include a precharged start-up feature to protect the low-side FETs from damage during startup. If the output voltage is precharged before the regulator is turned on, the regulator prevents reverse inductor current—which discharges the output capacitor—until the internal soft start reference voltage exceeds the precharged voltage on the feedback (FBx) pin.

#### **CURRENT-LIMIT PROTECTION**

The buck regulators in the ADP5052 include peak current-limit protection circuitry to limit the amount of positive current flowing through the high-side MOSFET. The peak current limit on the power switch limits the amount of current that can flow from the input to the output. The programmable current-limit threshold feature allows for the use of small size inductors for low current applications.

To configure the current-limit threshold for Channel 1, connect a resistor from the DL1 pin to ground; to configure the current-limit threshold for Channel 2, connect another resistor from the DL2 pin to ground. Table 10 lists the peak current-limit threshold settings for Channel 1 and Channel 2.

Table 10. Peak Current-Limit Threshold Settings for Channel 1 and Channel 2

RILIM1 or RILIM2	Typical Peak Current-Limit Threshold
Floating	4.4 A
47 kΩ	2.63 A
22 kΩ	6.44 A

The buck regulators in the ADP5052 include negative currentlimit protection circuitry to limit certain amounts of negative current flowing through the low-side MOSFET.

#### FREQUENCY FOLDBACK

The buck regulators in the ADP5052 include frequency fold-back to prevent output current runaway when a hard short occurs on the output. Frequency foldback is implemented as follows:

- If the voltage at the FBx pin falls below half the target output voltage, the switching frequency is reduced by half.
- If the voltage at the FBx pin falls again to below one-fourth the target output voltage, the switching frequency is reduced to half its current value, that is, to one-fourth of f<sub>SW</sub>.

The reduced switching frequency allows more time for the inductor current to decrease but also increases the ripple current during peak current regulation. This results in a reduction in average current and prevents output current runaway.

#### Pulse Skip Mode Under Maximum Duty Cycle

Under maximum duty cycle conditions, frequency foldback maintains the output in regulation. If the maximum duty cycle is reached—for example, when the input voltage decreases—the PWM modulator skips every other PWM pulse, resulting in a switching frequency foldback of one-half. If the duty cycle increases further, the PWM modulator skips two of every three PWM pulses, resulting in a switching frequency foldback to one-third of the switching frequency. Frequency foldback increases the effective maximum duty cycle, thereby decreasing the dropout voltage between the input and output voltages.

#### **HICCUP PROTECTION**

The buck regulators in the ADP5052 include a hiccup mode for overcurrent protection (OCP). When the peak inductor current reaches the current-limit threshold, the high-side MOSFET turns off and the low-side MOSFET turns on until the next cycle.

When hiccup mode is active, the overcurrent fault counter is incremented. If the overcurrent fault counter reaches 15 and overflows (indicating a short-circuit condition), both the high-side and low-side MOSFETs are turned off. The buck regulator remains in hiccup mode for a period equal to seven soft start cycles and then attempts to restart from soft start. If the short-circuit fault has cleared, the regulator resumes normal operation; otherwise, it reenters hiccup mode after the soft start.

Hiccup protection is masked during the initial soft start cycle to enable startup of the buck regulator under heavy load conditions. Note that careful design and proper component selection are required to ensure that the buck regulator recovers from hiccup mode under heavy loads. Hiccup protection can be enabled or disabled for all four buck regulators by factory fuse. When hiccup protection is disabled, the frequency foldback feature is still available for overcurrent protection.

#### **LATCH-OFF PROTECTION**

The buck regulators in the ADP5052 have an optional latch-off mode to protect the device from serious problems such as short-circuit and overvoltage conditions. Latch-off mode can be enabled by factory fuse.

#### Short-Circuit Latch-Off Mode

Short-circuit latch-off mode is enabled by factory fuse (on or off for all four buck regulators). When short-circuit latch-off mode is enabled and the protection circuit detects an overcurrent status after a soft start, the buck regulator enters hiccup mode and attempts to restart. If seven continuous restart attempts are made and the regulator remains in the fault condition, the regulator is shut down. This shutdown (latch-off) condition is cleared only by reenabling the channel or by resetting the channel power supply. Note that short-circuit latch-off mode does not work if hiccup protection is disabled.

Figure 46 shows the short-circuit latch-off detection function.




Figure 46. Short-Circuit Latch-Off Detection

#### Overvoltage Latch-Off Mode

Overvoltage latch-off mode is enabled by factory fuse (on or off for all four buck regulators). The overvoltage latch-off threshold is 124% of the nominal output voltage level. When the output voltage exceeds this threshold, the protection circuit detects the overvoltage status and the regulator shuts down. This shutdown (latch-off) condition is cleared only by reenabling the channel or by resetting the channel power supply.

Figure 47 shows the overvoltage latch-off detection function.




Figure 47. Overvoltage Latch-Off Detection

#### **UNDERVOLTAGE LOCKOUT (UVLO)**

Undervoltage lockout circuitry monitors the input voltage level of each buck regulator in the ADP5052. If any input voltage (PVINx pin) falls below 3.78 V (typical), the corresponding channel is turned off. After the input voltage rises above 4.2 V (typical), the soft start period is initiated, and the corresponding channel is enabled when the ENx pin is high.

Note that a UVLO condition on Channel 1 (PVIN1 pin) has a higher priority than a UVLO condition on other channels, which means that the PVIN1 supply must be available before other channels can be operated.

#### **POWER-GOOD FUNCTION**

The ADP5052 includes an open-drain power-good output (PWRGD pin) that becomes active high when the selected buck regulators are operating normally. By default, the PWRGD pin monitors the output voltage on Channel 1. Other channels can be configured to control the PWRGD pin when the ADP5052 is ordered.

A logic high on the PWRGD pin indicates that the regulated output voltage of the buck regulator is above 90.5% (typical) of its nominal output. When the regulated output voltage of the buck regulator falls below 87.2% (typical) of its nominal output for a delay time greater than approximately 50  $\mu s$ , the PWRGD pin goes low.

The output of the PWRGD pin is the logical AND of the internal PWRGx signals. An internal PWRGx signal must be high for a validation time of 1 ms before the PWRGD pin goes high; if one PWRGx signal fails, the PWRGD pin goes low with no delay. The channels that control the PWRGD pin (Channel 1 to Channel 4) can be specified by factory fuse. The default PWRGD setting is to monitor the output of Channel 1.

#### THERMAL SHUTDOWN

If the ADP5052 junction temperature exceeds 150°C, the thermal shutdown circuit turns off the IC except for the internal linear regulators. Extreme junction temperatures can be the result of high current operation, poor circuit board design, or high ambient temperature. A 15°C hysteresis is included so that the ADP5052 does not return to operation after thermal shutdown until the on-chip temperature falls below 135°C. When the part exits thermal shutdown, a soft start is initiated for each enabled channel.

#### **LDO REGULATOR**

The ADP5052 integrates a general-purpose LDO regulator with low quiescent current and low dropout voltage. The LDO regulator provides up to 200 mA of output current.

The LDO regulator operates with an input voltage of 1.7 V to 5.5 V. The wide supply range makes the regulator suitable for cascading configurations where the LDO supply voltage is provided from one of the buck regulators. The LDO output voltage is set using an external resistor divider (see Figure 48).




Figure 48. 200 mA LDO Regulator

The LDO regulator provides a high power supply rejection ratio (PSRR), low output noise, and excellent line and load transient response using small 1 µF ceramic input and output capacitors.

### APPLICATIONS INFORMATION

#### **ADIsimPower DESIGN TOOL**

The ADP5052 is supported by the ADIsimPower™ design tool set. ADIsimPower is a collection of tools that produce complete power designs optimized for a specific design goal. The tools enable the user to generate a full schematic and bill of materials and to calculate performance in minutes. ADIsimPower can optimize designs for cost, area, efficiency, and part count while taking into consideration the operating conditions and limitations of the IC and all real external components. The ADIsimPower tool can be found at www.analog.com/ADIsimPower; the user can request an unpopulated board through the tool.

# PROGRAMMING THE ADJUSTABLE OUTPUT VOLTAGE

The output voltage of the ADP5052 is externally set by a resistive voltage divider from the output voltage to the FBx pin. To limit the degradation of the output voltage accuracy due to feedback bias current, ensure that the bottom resistor in the divider is not too large—a value of less than 50 k $\Omega$  is recommended.

The equation for the output voltage setting is

$$V_{OUT} = V_{REF} \times (1 + (R_{TOP}/R_{BOT}))$$

where:

 $V_{OUT}$  is the output voltage.

 $V_{REF}$  is the feedback reference voltage: 0.8 V for Channel 1 to Channel 4 and 0.5 V for Channel 5.

 $R_{TOP}$  is the feedback resistor from  $V_{OUT}$  to FB.

 $R_{BOT}$  is the feedback resistor from FB to ground.

No resistor divider is required in the fixed output options. If a different fixed output voltage is required, contact your local Analog Devices sales or distribution representative.

#### **VOLTAGE CONVERSION LIMITATIONS**

For a given input voltage, upper and lower limitations on the output voltage exist due to the minimum on time and the minimum off time.

The minimum output voltage for a given input voltage and switching frequency is limited by the minimum on time. The minimum on time for Channel 1 and Channel 2 is 117 ns (typical); the minimum on time for Channel 3 and Channel 4 is 90 ns (typical). The minimum on time increases at higher junction temperatures.

Note that in forced PWM mode, Channel 1 and Channel 2 can potentially exceed the nominal output voltage when the minimum on time limit is exceeded. Careful switching frequency selection is required to avoid this problem.

The minimum output voltage in continuous conduction mode (CCM) for a given input voltage and switching frequency can be calculated using the following equation:

$$V_{OUT\_MIN} = V_{IN} \times t_{MIN\_ON} \times f_{SW} - (R_{DSON1} - R_{DSON2}) \times I_{OUT\_MIN} \times t_{MIN\_ON} \times f_{SW} - (R_{DSON2} + R_L) \times I_{OUT\_MIN}$$
(1)

#### where:

 $V_{OUT\_MIN}$  is the minimum output voltage.

 $t_{MIN ON}$  is the minimum on time.

 $f_{SW}$  is the switching frequency.

 $R_{DSONI}$  is the on resistance of the high-side MOSFET.

 $R_{DSON2}$  is the on resistance of the low-side MOSFET.

 $I_{OUT\ MIN}$  is the minimum output current.

 $R_L$  is the resistance of the output inductor.

The maximum output voltage for a given input voltage and switching frequency is limited by the minimum off time and the maximum duty cycle. Note that the frequency foldback feature helps to increase the effective maximum duty cycle by lowering the switching frequency, thereby decreasing the dropout voltage between the input and output voltages (see the Frequency Foldback section).

The maximum output voltage for a given input voltage and switching frequency can be calculated using the following equation:

$$V_{OUT\_MAX} = V_{IN} \times (1 - t_{MIN\_OFF} \times f_{SW}) - (R_{DSON1} - R_{DSON2}) \times I_{OUT\_MAX} \times (1 - t_{MIN\_OFF} \times f_{SW}) - (R_{DSON2} + R_L) \times I_{OUT\_MAX}$$
 (2)

#### where

 $V_{OUT\_MAX}$  is the maximum output voltage.

 $t_{MIN\_OFF}$  is the minimum off time.

 $f_{SW}$  is the switching frequency.

 $R_{DSONI}$  is the on resistance of the high-side MOSFET.

 $R_{DSON2}$  is the on resistance of the low-side MOSFET.

 $I_{OUT\ MAX}$  is the maximum output current.

 $R_L$  is the resistance of the output inductor.

As shown in Equation 1 and Equation 2, reducing the switching frequency eases the minimum on time and off time limitations.

#### **CURRENT-LIMIT SETTING**

The ADP5052 has three selectable current-limit thresholds for Channel 1 and Channel 2. Make sure that the selected current-limit value is larger than the peak current of the inductor,  $I_{PEAK}$ . See Table 10 for the current-limit configuration for Channel 1 and Channel 2.

#### **SOFT START SETTING**

The buck regulators in the ADP5052 include soft start circuitry that ramps the output voltage in a controlled manner during startup, thereby limiting the inrush current. To set the soft start time to a value of 2 ms, 4 ms, or 8 ms, connect a resistor divider from the SS12 or SS34 pin to the VREG pin and ground (see the Soft Start section).

#### INDUCTOR SELECTION

The inductor value is determined by the switching frequency, input voltage, output voltage, and inductor ripple current. Using a small inductor value yields faster transient response but degrades efficiency due to the larger inductor ripple current. Using a large inductor value yields a smaller ripple current and better efficiency but results in slower transient response. Thus, a trade-off must be made between transient response and efficiency. As a guideline, the inductor ripple current,  $\Delta I_L$ , is typically set to a value from 30% to 40% of the maximum load current. The inductor value can be calculated using the following equation:

$$L = [(V_{IN} - V_{OUT}) \times D]/(\Delta I_L \times f_{SW})$$

where:

 $V_{IN}$  is the input voltage.

 $V_{OUT}$  is the output voltage.

D is the duty cycle ( $D = V_{OUT}/V_{IN}$ ).

 $\Delta I_L$  is the inductor ripple current.

*f*<sub>SW</sub> is the switching frequency.

The ADP5052 has internal slope compensation in the current loop to prevent subharmonic oscillations when the duty cycle is greater than 50%.

The peak inductor current is calculated using the following equation:

$$I_{PEAK} = I_{OUT} + (\Delta I_L/2)$$

The saturation current of the inductor must be larger than the peak inductor current. For ferrite core inductors with a fast saturation characteristic, make sure that the saturation current rating of the inductor is higher than the current-limit threshold of the buck regulator to prevent the inductor from becoming saturated.

The rms current of the inductor can be calculated using the following equation:

$$I_{RMS} = \sqrt{I_{OUT}^2 + \frac{\Delta I_L^2}{12}}$$

Shielded ferrite core materials are recommended for low core loss and low EMI. Table 11 lists recommended inductors.

Table 11. Recommended Inductors

Vendor	Part No.	Value (µH)	I <sub>SAT</sub> (A)	I <sub>RMS</sub>	DCR (mΩ)	Size (mm)
Coilcraft	XFL4020-102	1.0	5.4	11	10.8	4×4
	XFL4020-222	2.2	3.7	8.0	21.35	4×4
	XFL4020-332	3.3	2.9	5.2	34.8	4×4
	XFL4020-472	4.7	2.7	5.0	52.2	4×4
	XAL4030-682	6.8	3.6	3.9	67.4	4×4
	XAL4040-103	10	3.0	3.1	84	4×4
	XAL6030-102	1.0	23	18	5.62	6×6
	XAL6030-222	2.2	15.9	10	12.7	6×6
	XAL6030-332	3.3	12.2	8.0	19.92	6×6
	XAL6060-472	4.7	10.5	11	14.4	6×6
	XAL6060-682	6.8	9.2	9.0	18.9	6×6
ТОКО	FDV0530-1R0	1.0	11.2	9.1	9.4	6.2 × 5.8
	FDV0530-2R2	2.2	7.1	7.0	17.3	$6.2 \times 5.8$
	FDV0530-3R3	3.3	5.5	5.3	29.6	$6.2 \times 5.8$
	FDV0530-4R7	4.7	4.6	4.2	46.6	$6.2 \times 5.8$

#### **OUTPUT CAPACITOR SELECTION**

The selected output capacitor affects both the output voltage ripple and the loop dynamics of the regulator. For example, during load step transients on the output, when the load is suddenly increased, the output capacitor supplies the load until the control loop can ramp up the inductor current, causing an undershoot of the output voltage.

The output capacitance required to meet the undershoot (voltage droop) requirement can be calculated using the following equation:

$$C_{OUT\_UV} = \frac{K_{UV} \times \Delta I_{STEP}^{2} \times L}{2 \times (V_{IN} - V_{OUT}) \times \Delta V_{OUT}}$$

where:

 $K_{UV}$  is a factor (typically set to 2).

 $\Delta I_{STEP}$  is the load step.

 $\Delta V_{OUT\_UV}$  is the allowable undershoot on the output voltage.

Another example of the effect of the output capacitor on the loop dynamics of the regulator is when the load is suddenly removed from the output and the energy stored in the inductor rushes into the output capacitor, causing an overshoot of the output voltage.

The output capacitance required to meet the overshoot requirement can be calculated using the following equation:

$$C_{OUT\_OV} = \frac{{K_{OV} \times \Delta I_{STEP}}^2 \times L}{{\left(V_{OUT} + \Delta V_{OUT\_OV}\right)}^2 - {V_{OUT}}^2}$$

where:

 $K_{OV}$  is a factor (typically set to 2).

 $\Delta I_{STEP}$  is the load step.

 $\Delta V_{OUT\_OV}$  is the allowable overshoot on the output voltage.