# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ANALOG DEVICES

# Tiny I<sup>2</sup>C Programmable Linear Battery Charger with Power Path and USB Mode Compatibility

VBUS

PROGRAMMABI

VIN CBP

C2

SCI

SDA

DIG IO1

DIG\_IO2

SYS\_EN

### **Data Sheet**

# ADP5061

SYSTEM

Li-ion

0544-001

СЗ

Į 47μF

ISO S

ISO\_B

THR

BAT SNS

Ň

#### FEATURES

2.6 mm × 2 mm WLCSP package
Fully programmable via I<sup>2</sup>C
Flexible digital control inputs
Up to 2.1 A current from an ac charger in LDO mode
Operating input voltage from 4.0 V to 6.7 V
Tolerant input voltage from -0.5 V to +20 V (USB VBUS)
Fully compatible with USB 3.0 and USB Battery Charging Specification 1.2
Built-in current sensing and limiting
As low as 30 mΩ battery isolation FET between battery and charger output
Thermal regulation prevents over heating
Compliant with JEITA 1 and JEITA 2 Li-Ion battery charging temperature specifications
SYS\_EN flag permits the system to be disabled until battery is at

minimum required level for guaranteed system start-up

#### APPLICATIONS

Digital still cameras Digital video cameras Single cell Li-Ion portable equipment PDAs, audio, and GPS devices Portable medical devices Mobile phones

#### **GENERAL DESCRIPTION**

The ADP5061 charger is fully compliant with USB 3.0 and the USB Battery Charging Specification 1.2 and enables charging via the mini USB VBUS pin from a wall charger, car charger, or USB host port.

The ADP5061 operates from a 4 V to 6.7 V input voltage range but is tolerant of voltages up to 20 V. The 20 V voltage tolerance alleviates the concerns about the USB bus spiking during disconnect or connect scenarios.

The ADP5061 features an internal FET between the linear charger output and the battery. This permits battery isolation and, hence, system powering under a dead battery or no battery scenario, which allows for immediate system function on connection to a USB power supply.

Based on the type of USB source, which is detected by an external USB detection chip, the ADP5061 can be set to apply the correct current limit for optimal charging and USB compliance.

The ADP5061 has three factory programmable digital input/output pins that provide maximum flexibility for different systems. These digital input/output pins permit combinations of features such as, input current limits, charging enable and disable, charging current limits, and a dedicated interrupt output pin.

Rev. C

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. CHARGER CONTROL BLOCK

TYPICAL APPLICATION CIRCUIT

ADP5061



AGND

# ADP5061\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

• ADP5061 Evaluation Board

### **DOCUMENTATION**

#### Data Sheet

• ADP5061: Tiny I<sup>2</sup>C Programmable Linear Battery Charger with Power Path and USB Mode Compatibility Data Sheet

#### **User Guides**

• UG-467: Evaluating the ADP5061 Tiny I<sup>2</sup>C Programmable Linear Battery Charger with Power Path and USB Mode Compatibility

### DESIGN RESOURCES

- ADP5061 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all ADP5061 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

# TABLE OF CONTENTS

Features
Applications1
Typical Application Circuit 1
General Description 1
Revision History 2
Specifications
Recommended Input and Output Capacitances
I <sup>2</sup> C-Compatible Interface Timing Specifications
Absolute Maximum Ratings7
Thermal Resistance
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Temperature Characteristics11
Typical Waveforms
Theory of Operation14
Summary of Operation Modes14
Introduction15
Charger Modes17
Thermal Management20

#### **REVISION HISTORY**

9/13—Rev. B to Rev. C	
Changes to Table 6	8
Changes to Table 8	14
Change to Bits[6:2], Table 22	29
Change to Bits[7:5], Table 33	
Changes to Factory Programmable Section, Table 39,	Table 40,
and Table 42	39
Changes to Table 50	
Changes to Ordering Guide	

#### 10/12—Rev. A to Rev. B

Deleted Bit No. 6 Row, Table 22	29
Changed Bit No. [5:2] to Bit No. [6:2], Table 22	29
Changes to Bit No. [2:0], Default Column, Table 26	31

Battery Isolation FET	20
Battery Detection	20
Battery Pack Temperature Sensing	21
I <sup>2</sup> C Interface	25
I <sup>2</sup> C Register Map	26
Register Bit Descriptions	27
Applications Information	35
External Components	35
PCB Layout Guidelines	37
Power Dissipation and Thermal Considerations	38
Charger Power Dissipation	38
Junction Temperature	38
Factory Programmable Options	39
Charger Options	39
I <sup>2</sup> C Register Defaults	40
Digital Input and Output Options	40
Packaging and Ordering Information	42
Outline Dimensions	42
Ordering Guide	42

Changes to Charger Options Section and Table 42	39
Changes to Table 50	41
Changes to Ordering Guide	42

#### 8/12—Rev. 0 to Rev. A

Changes to Figure 2	6
Changes to Figure 23 to Figure 28	
Changes to Table 8	
Changes to Table 21	
Changes to Table 26	
Changes to Table 33	

#### 6/12—Revision 0: Initial Version

## **SPECIFICATIONS**

 $-40^{\circ}C < T_{J} < +125^{\circ}C, V_{VIN} = 5.0 \text{ V}, V_{HOT} < V_{THR} < V_{COLD}, V_{BAT\_SNS} = 3.6 \text{ V}, V_{ISO\_B} = V_{BAT\_SNS}, C_{VIN} = 10 \ \mu\text{F}, C_{ISO\_S} = 22 \ \mu\text{F}, C_{ISO\_B} = 22 \ \mu\text{F}, C_{ISO\_B} = 22 \ \mu\text{F}, C_{ISO\_B} = 10 \ \text{nF}, \text{ all registers at default values, unless otherwise noted.}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
GENERAL PARAMETERS	-					
Undervoltage Lockout	V <sub>UVLO</sub>	2.25	2.35	2.5	v	Falling threshold, higher of V <sub>VIN</sub> and V <sub>BAT_SNS</sub> <sup>1</sup>
Hysteresis		50	100	150	mV	Hysteresis, higher of $V_{VIN}$ and $V_{BAT_{SNS}}$ rising <sup>1</sup>
Total Input Current	ILIM	74	92	100	mA	Nominal USB initialized current level <sup>2</sup>
		114		150	mA	USB super speed
				300	mA	USB enumerated current level (specification for China)
		425	470	500	mA	USB enumerated current level
				900	mA	Dedicated charger input
				1500	mA	Dedicated wall charger
VINx Current Consumption	I <sub>QVIN</sub>		2		mA	Charging or LDO mode
· · · · · · · · · · · · · · · · · · ·	IQVIN DIS		280	450	μA	$DIS_IC1 = high, V_{ISO_B} < VINx < 5.5 V$
Battery Current Consumption			20	150	μA	LDO mode, $V_{ISO_s} > V_{BAT_sNs}$
battery current consumption	QDATT		20	5	μΑ	Standby, includes ISO_Sx pin leakage, $V_{VIN} = 0 V$ ,
				5	μΛ	$T_J = -40^{\circ}$ C to +85°C
			0.5	0.9	mA	Standby, battery monitor active
CHARGER Fast Charge Current CC Mode	Існа	715	750	775	mA	$V_{ISO_B} = 3.9 V$ ; fast charge current accuracy is
rast charge current cc mode	ICHG	715	750	775		guaranteed at temperatures from $T_J = -40^{\circ}$ C to isothermal regulation limit (typically $T_J = +115^{\circ}$ C) <sup>2,3</sup>
Fast Charge Current Accuracy		-40		+30	mA	$I_{CHG} = 50 \text{ mA to } 550 \text{ mA}$
<u>,</u>		-50		+30	mA	I <sub>CHG</sub> = 600 mA to 950 mA
		-65		+35	mA	$I_{CHG} = 1000 \text{ mA to } 1300 \text{ mA}$
Trickle Charge Current <sup>2</sup>	ITRK DEAD	16	20	25	mA	
Weak Charge Current <sup>2, 3</sup>		-			mA	
Trickle to Weak Charge Threshold	ICHG_WEAK		TRK_DEAD	LHG	1117	
Dead Battery	VTRK_DEAD	2.4	2.5	2.6	V	VTRK_DEAD < VBAT_SNS < VWEAK <sup>2, 4</sup>
Hysteresis	$\Delta V_{\text{TRK}\_\text{DEAD}}$		100		mV	On BAT_SNS <sup>2</sup>
Weak Battery Threshold						
Weak to Fast Charge Threshold	VWEAK	2.89	3.0	3.11	v	On BAT_SNS <sup>2,4</sup>
-	ΔV <sub>WEAK</sub>		100		mV	
Battery Termination Voltage	V <sub>TRM</sub>		4.200		v	
Termination Voltage Accuracy	- 1100	-0.25		+0.25	%	On BAT_SNS, $T_{J} = 25^{\circ}C$ , $I_{END} = 52.5 \text{ mA}^{2}$
· commuter · courge / couracy		-0.96		+0.89	%	$T_J = 0^{\circ}C \text{ to } 115^{\circ}C^2$
		-1.15		+1.20	%	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$
Battery Overvoltage Threshold	VBATOV	-1.15	$V_{IN}$ –	+1.20	V	Relative to VINx voltage, BAT_SNS rising
battery overvoltage mieshold	V BATOV		0.075		v	
Charge Complete Current	I <sub>END</sub>	15	52.5	98	mA	$V_{BAT_{SNS}} = V_{TRM}$
Charging Complete Current Threshold Accuracy		17		83	mA	$I_{END} = 52.5 \text{ mA}, T_J = 0^{\circ}\text{C to } 115^{\circ}\text{C}^2$
		59		123		I <sub>END</sub> = 92.5 mA, T <sub>J</sub> = 0°C to 115°C
Recharge Voltage Differential	VRCH	160	260	390	mV	Relative to V <sub>TRM</sub> , BAT_SNS falling <sup>2</sup>
Battery Node Short Threshold Voltage <sup>2</sup>	V <sub>BAT_SHR</sub>	2.2	2.4	2.5	v	
Battery Short Detection Current	ITRK_SHORT		20		mA	ITRK_SHORT = ITRK_DEAD <sup>2</sup>
Charging Start Voltage Limit	VCHG VLIM	3.6	3.7	3.8	V	Voltage limit is not active by default
Charging Soft Start Current	ICHG START	185	260	365	mA	$V_{\text{BAT}}$ sns > $V_{\text{TRK}}$ dead
	t <sub>CHG_START</sub>		3		ms	
		1	-			
Charging Soft Start Timer	CIIG_STAN					
Charging Soft Start Timer BATTERY ISOLATION FET Bump to Bump Resistance Between	R <sub>DSONISO</sub>		30	49	mΩ	
Charging Soft Start Timer BATTERY ISOLATION FET Bump to Bump Resistance Between ISO_Sx and ISO_Bx	R <sub>dsoniso</sub>	26				On battery supplement mode, VINx = 0 V, $V_{ISO_B}$ = 4.2 V $I_{ISO_B}$ = 500 mA
Charging Soft Start Timer BATTERY ISOLATION FET Bump to Bump Resistance Between		3.6 3.3	30 3.8 3.5	49 4.0 3.7	mΩ V	

2 Unit 6 V %/Α mΩ Α V	VSYSTEM[2:0] = 000 (binary) = 4.3 V, $I_{ISO_S}$ = 100 mA, LDO mode <sup>2</sup> $I_{ISO_S}$ = 0 m A to 1500 mA $I_{VIN}$ = 500 mA
%/A mΩ A V	LDO mode <sup>2</sup> I <sub>ISO_S</sub> = 0 m A to 1500 mA
%/A mΩ A V	LDO mode <sup>2</sup> I <sub>ISO_S</sub> = 0 m A to 1500 mA
mΩ A V	
A V	I <sub>VIN</sub> = 500 mA
v	
	$V_{ISO_S} = 4.3 \text{ V}, \text{LDO mode}$
V	
v	
	Minimum rise time for VINx from 5 V to 20 V
μs	Minimum fall time for VINx from 4 V to 0 V
	<b>T</b> (1)
	T <sub>2</sub> rising
٦	T, falling
•	
-	No bottom ob evening a come
C	No battery charging occurs
20 0	
	No battery charging occurs
C	No battery charging occurs
0	
°C	No battery charging occurs
C	No battery charging occurs
20 Ω	
	Battery charging occurs at 50% of programmed level
-	
00 Ω	
°C	Normal battery charging occurs at default/programmed levels
Ω	
Ω (	
°C	Battery termination voltage ( $V_{TRM}$ ) is reduced by 100 mV
	· · · · · ·
Ω	
Ω (	
°C	No battery charging occurs
) 20 00	V V V V μs μs <sup>°</sup> C <sup>°</sup> C <sup>°</sup> C <sup>°</sup> C <sup>°</sup> C <sup>°</sup> C <sup>°</sup> C <sup>°</sup>

### **Data Sheet**

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions/Comments
JEITA2 LI-ION BATTERY CHARGING SPECIFICATION DEFAULTS <sup>5</sup>						
JEITA Cold Temperature	Tjeita cold		0		°C	No battery charging occurs
Resistance Thresholds	I JEITA_COLD		U		C	
Cool to Cold Resistance	R <sub>COLD_FALL</sub>	20,500	25,600	30,720	Ω	
Cold to Cool Resistance	RCOLD_FALL	20,500	24,400	50,720	Ω	
JEITA Cool Temperature	T <sub>JEITA</sub> COOL		10		°C	Battery termination voltage (V <sub>TRM</sub> ) is reduced by 100 mV
Resistance Thresholds	JEITA_COOL		10		C	battery termination voltage (VINM) is reduced by roomv
Typical to Cool Resistance	R <sub>TYP_FALL</sub>	13,200	16,500	19,800	Ω	
Cool to Typical Resistance	RTYP_FALL	13,200	15,900	19,000	Ω	
JEITA Typical Temperature	TJEITA TYP		15,500		°C	Normal battery charging occurs at
	I JEITA_TYP				C	default/programmed levels
Resistance Thresholds						
Warm to Typical Resistance	RWARM FALL		5800		Ω	
Typical to Warm Resistance	RWARM RISE	4260	5200	6140	Ω	
JEITA Warm Temperature	TJEITA WARM	.200	45	0110	°C	Battery termination voltage (VTRM) is reduced by 100 mV
Resistance Thresholds	DELLA_WARM		15		C	buttery termination voltage (Virmi) is reduced by roomv
Hot to Warm Resistance	RHOT FALL		3700		Ω	
Warm to Hot Resistance	RHOT_FALL	2750	3350	3950	Ω	
JEITA Hot Temperature	TJEITA_HOT	2750	60	5750	°C	No battery charging occurs
BATTERY DETECTION	I JEITA_HOT		00		C	
Battery Detection						
Sink Current	I <sub>SINK</sub>	13	20	34	mA	
Source Current		7	20 10	13	mA	
Battery Threshold	SOURCE	<i>'</i>	10	15		
Low	VBATL	1.8	1.9	2.0	v	
High	VBATH	1.0	3.4	2.0	v	
Battery Detection Timer	<b>V</b> BATH <b>t</b> BATOK		333		ms	
TIMERS	CBATOK		222		1115	
Clock Oscillator Frequency	f <sub>CLK</sub>	2.7	3	3.3	MHz	
		2.7	3 1	5.5		
Start Charging Delay Trickle Charge	t <sub>start</sub>		г 60		sec	
-	t <sub>TRK</sub>				min	
Fast Charge	t <sub>снс</sub>		600 7.5		min	
Charge Complete	t <sub>END</sub>		7.5 31		min	$V_{BAT_SNS} = V_{TRM}$ , $I_{CHG} < I_{END}$
Deglitch	t <sub>DG</sub>				ms	Applies to V <sub>TRK</sub> , V <sub>RCH</sub> , I <sub>END</sub> , V <sub>DEAD</sub> , V <sub>VIN_OK</sub>
Watchdog <sup>2</sup>	t <sub>wD</sub>	26	32		sec	
Safety	tsafe	36	40	44	min	
Battery Short <sup>2</sup>	t <sub>BAT_SHR</sub>		30		sec	
ILED OUTPUT PINS						
Voltage Drop over ILED	VILED		200		mV	$I_{ILED} = 20 \text{ mA}$
Maximum Operating Voltage over ILED	VMAXILED			5.5	V	
SYS_EN OUTPUT PIN						
SYS_EN FET On Resistance	$R_{\text{ON}\_\text{SYS}\_\text{EN}}$		10		Ω	$I_{SYS_{EN}} = 20 \text{ mA}$
LOGIC INPUT PIN						
Maximum Voltage on Digital Inputs	$V_{\text{DIN}\_\text{MAX}}$			5.5	٧	Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3
Maximum Logic Low Input Voltage	VIL			0.5	V	Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3
Minimum Logic High Input Voltage	V <sub>IH</sub>	1.2			٧	Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3
Pull-Down Resistance		215	350	610	kΩ	Applies to DIG_IO1, DIG_IO2, DIG_IO3

<sup>1</sup> Undervoltage lockout generated normally from ISO\_Sx or ISO\_Bx; in certain transition cases, it can be generated from VINx.

<sup>2</sup> These values are programmable via I<sup>2</sup>C. Values are given with default register values.
 <sup>3</sup> The output current during charging may be limited by the input current limit or by the isothermal charging mode.
 <sup>4</sup> During weak charging mode, the charger provides at least 20 mA of charging current via the trickle charge branch to the battery unless trickle charging is disabled. Any residual current, which is not required by the system, is also used to charge the battery.
 <sup>5</sup> Either JEITA1 (default) or JEITA2 can be selected in I<sup>2</sup>C, or both JEITA functions can enabled or disabled in I<sup>2</sup>C.

### ADP5061

10544-002

#### **RECOMMENDED INPUT AND OUTPUT CAPACITANCES**

#### Table 2.


Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
CAPACITANCES						
VINx	C <sub>VIN</sub>	4		10	μF	Effective capacitance
CBP	C <sub>BP</sub>	6	10	14	nF	Effective capacitance
ISO_Sx	C <sub>ISO_S</sub>	20	47	100	μF	Effective capacitance
ISO_Bx	C <sub>ISO_B</sub>	10	22		μF	Effective capacitance

#### I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

Parameter <sup>1</sup>	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
I <sup>2</sup> C-COMPATIBLE INTERFACE <sup>2</sup>						
Capacitive Load for Each Bus Line	Cs			400	рF	
SCL Clock Frequency	f <sub>SCL</sub>			400	kHz	
SCL High Time	thigh	0.6			μs	
SCL Low Time	t <sub>LOW</sub>	1.3			μs	
Data Setup Time	tsu, dat	100			ns	
Data Hold Time	thd, dat	0		0.9	μs	
Setup Time for Repeated Start	t <sub>su, sta</sub>	0.6			μs	
Hold Time for Start/Repeated Start	thd, sta	0.6			μs	
Bus Free Time Between a Stop and a Start Condition	t <sub>BUF</sub>	1.3			μs	
Setup Time for Stop Condition	t <sub>su, sto</sub>	0.6			μs	
Rise Time of SCL/SDA	t <sub>R</sub>	20		300	ns	
Fall Time of SCL/SDA	tr	20		300	ns	
Pulse Width of Suppressed Spike	t <sub>sP</sub>	0		50	ns	

<sup>1</sup> Guaranteed by design. <sup>2</sup> A master device must provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL (see Figure 2).



#### **ABSOLUTE MAXIMUM RATINGS**

#### Table 4. Absolute Maximum Ratings

U	
Parameter	Rating
VIN1, VIN2, VIN3 to AGND	–0.5 V to +20 V
All Other Pins to AGND	–0.3 V to +6 V
Continuous Drain Current, Battery Supple- mentary Mode, from ISO_Bx to ISO_Sx	2.1 A
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	–40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is,  $\theta_{JA}$  is specified for a device soldered in a circuit board for surface-mount packages.

#### Table 5. Thermal Resistance

Package Type	θ <sub>JA</sub>	θις	θ <sub>JB</sub>	Unit
20-Lead WLCSP <sup>1</sup>	46.8	0.7	9.2	°C/W

 $^1$  5  $\times$  4 array, 0.5 mm pitch (2.6 mm  $\times$  2.0 mm); based on a JEDEC 2S2P, 4-layer board with 0 m/sec airflow.

#### Maximum Power Dissipation

The maximum safe power dissipation in the ADP5061 package is limited by the associated rise in junction temperature ( $T_I$ ) on the die. At a die temperature of approximately 150°C (the glass transition temperature), the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, thereby permanently shifting the parametric performance of the ADP5061. Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices, potentially causing failure.

#### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 3. Pin Configuration

#### **Table 6. Pin Function Descriptions**


Table 6. Pl	Table 6. Pin Function Descriptions						
Pin No.	Mnemonic	Type <sup>1</sup>	Description				
E2, D2, C2	ISO_S1, ISO_S2, ISO_S3	I/O	Linear Charger Supply Side Input to the Internal Isolation FET/Battery Current Regulation FET. High current input/output.				
E3, D3, C3	VIN1, VIN2, VIN3	I/O	Power Connections to USB VBUS. These pins are high current inputs when in charging mode.				
B1	AGND	G	Analog Ground.				
E1, D1, C1	ISO_B1, ISO_B2, ISO_B3	I/O	Battery Supply Side Input to Internal Isolation FET/Battery Current Regulation FET.				
A4	SCL	I	I <sup>2</sup> C-Compatible Interface Serial Clock.				
A3	SDA	I/O	I <sup>2</sup> C-Compatible Interface Serial Data.				
E4	DIG_IO1	GPIO	Set Input Current Limit. This pin sets the input current limit directly. When DIG_IO1 = low or high Z, the input limit is 100 mA. When DIG_IO1 = high, the input limit is 500 mA. <sup>2, 3</sup>				
C4	DIG_IO2	GPIO	Models ADP5061ACBZ-2-R7 and ADP5061ACBZ-4-R7: Disable IC1. This pin sets the charger to the low current mode. When DIG_IO2 = low or high-Z, the charger operates in normal mode. When DIG_IO2 = high, the LDO and the charger are disabled and VINx current consumption is 280 $\mu$ A (typical). 20 V VINx input protection is disabled and VINx voltage level must be equal to or lower than 5.5 V. <sup>2,3</sup> Model ADP5061ACBZ-5-R7: Enable Charging. When DIG_IO3 = low or high-Z, charging is disabled. When DIG_IO3 = high, charging is enabled. <sup>2,3</sup>				
B4	DIG_IO3	GPIO	Models ADP5061ACBZ-2-R7 and ADP5061ACBZ-4-R7: Enable Charging. When DIG_IO3 = low or high-Z, charging is disabled. When DIG_IO3 = high, charging is enabled. <sup>2,3</sup> Model ADP5061ACBZ-5-R7: Interrupt Output. This is the interrupt flag/open-drain pull-down FET pin to indicate when any of interrupts, which can be enabled using I <sup>2</sup> C register address 0x09, has occurred.				
B2	THR	I	Battery Pack Thermistor Connection. If this pin is not used, connect a dummy 10 k $\Omega$ resistor from THR to GND.				
D4	BAT_SNS	I	Battery Voltage Sense Pin.				
A1	ILED	0	Open-Drain Output to Indicator LED.				
A2	SYS_EN	0	System Enable. This is the battery OK flag/open-drain pull-down FET pin to enable the system when the battery level reaches the $V_{WEAK}$ level.				
B3	СВР	I/O	Bypass Capacitor Input.				


<sup>1</sup> I is input, O is output, I/O is input/output, G is ground, and GPIO is factory programmable general-purpose input/output.

<sup>2</sup> See the Digital Input and Output Options section for details. <sup>3</sup> DIG\_IOx setting defines the initial state of the ADP5061. When the parameter or the mode that is related to each DIG\_IOx pin setting is changed (by programming the equivalent I<sup>2</sup>C register bit or bits), the I<sup>2</sup>C register setting dominates over the DIG\_IOx pin setting. VINx connection or disconnection resets control to the DIG\_IOx pin.

## **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{VIN} = 5.0 V$ ,  $C_{VIN} = 10 \mu$ F,  $C_{ISO_S} = 44 \mu$ F,  $C_{ISO_B} = 22 \mu$ F,  $C_{BP} = 10 n$ F, all registers at default values, unless otherwise noted.








Figure 5. Output Voltage vs. Input Voltage (In Dropout), LDO Mode, VSYSTEM[2:0] = 000 (Binary) = 4.3 V




Figure 6. Input Current-Limited Charge Current vs. Battery Voltage




Figure 7. System Voltage vs. System Output Current, LDO Mode, V<sub>VIN</sub> = 6.0 V, VSYSTEM[2:0] = 111 (Binary) = 5.0 V




Figure 8. Output Voltage vs. Input Voltage (In Dropout), LDO Mode, VSYSTEM[2:0] = 111 (Binary) = 5.0 V







Figure 9. Battery Charge Current vs. Battery Voltage, ICHG[4:0] = 01001 (Binary) = 500 mA, ILIM[3:0] = 1111 (Binary) = 2100 mA












Figure 13. Charge Profile, ILIM[3:0] = 0110 (Binary) = 500 mA, Battery Capacity = 925 mAh

#### **TEMPERATURE CHARACTERISTICS**




Figure 14. Battery Leakage Current vs. Ambient Temperature





Figure 15. VINx Quiescent Current vs. Ambient Temperature, DIS\_IC1 = High






Figure 17. System Voltage vs. Temperature, Trickle Charge Mode,  $V_{150_{-}5} = 4.3$  V and VINx = 5.0 V, or  $V_{150_{-}5} = 5.0$  V and VINx = 6.0 V







Figure 18. VINx Quiescent Current vs. Ambient Temperature, LDO Mode











Figure 21. VINx Overvoltage Threshold vs. Ambient Temperature



#### **TYPICAL WAVEFORMS**




Figure 23. Charging Startup, V<sub>VIN</sub> = 5.0 V, ILIM[3:0] = 0110 (Binary) = 500 mA, ICHG[4:0] = 01110 (Binary) = 750 mA




Figure 24. Load Transient,  $I_{ISO_{Sx}}$  Load = 300 mA to 1500 mA to 300 mA




Figure 25. Input Current-Limit Transition from 100 mA to 900 mA, ISO\_Sx Load =  $66 \Omega$ , Charging = 750 mA




Figure 26. VBUS Disconnect




Figure 27. Load Transient. I<sub>ISO\_5x</sub> Load = 300 mA to 1500 mA to 300 mA, EN\_CHG = High, ILIM[3:0] = 0110 (Binary) = 500 mA




Figure 28. Battery Detection Waveform, VSYSTEM[2:0] = 000 (Binary) = 4.3 V, No Battery

## THEORY OF OPERATION

#### SUMMARY OF OPERATION MODES

#### Table 7. Summary of the ADP5061 Operation Modes

Mode Name	VINx Condition	Battery Condition	Trickle Charge	LDO FET State	Battery Isolation FET	System Voltage ISO_Sx	Additional Conditions <sup>1</sup>
IC Off, Standby	0 V	Any battery condition	Off	Off	On/Off	Battery voltage or 0 V	Disable IC1
IC Off, Suspend	5 V	Any battery condition	Off	Off	On	Battery voltage	Disable IC1
LDO Mode Off, Isolation FET On	5 V	Any battery condition	Off	Off	On	Battery voltage	Disable LDO and enable isolation FET
LDO Mode Off, Isolation FET Off (System Off)	5 V	Any battery condition	Off	Off	Off	0 V	Enable battery charging
LDO Mode, Charger Off	5 V	Any battery condition	Off	LDO	Off	5.0 V	Enable battery charging
Trickle Charge Mode	5 V	Battery < V <sub>TRK_DEAD</sub>	On	LDO	Off	5.0 V	Enable battery charging
Weak Charge Mode	5 V	$V_{\text{TRK}\_\text{DEAD}} \leq battery < V_{\text{WEAK}}$	On	CHG	CHG	3.8 V	Enable battery charging
Fast Charge Mode	5 V	$Battery \geq V_{WEAK}$	Off	CHG	CHG	3.8 V (min)	Enable battery charging
Charge Mode, No Battery	5 V	Open	Off	LDO	Off	5.0 V	Enable battery charging
Charge Mode, Battery (ISO_Bx) Short	5 V	Short	On	LDO	Off	5.0 V	Enable battery charging

<sup>1</sup> See Table 8 for details.

#### Table 8. Operation Mode Controls

Pin Configuration	Equivalent I <sup>2</sup> C Address, Data	Description				
Enable Battery Charging	0x07, D0	Low = all charging modes disabled (fast, weak, trickle).				
		High = all char	ging modes enabled (fas	st, weak, trickle).		
Disable IC1	0x07, D6	Disable IC1	VINx <sup>1</sup> Supply Connected	LDO_FET	ISO_FET	
		Low	No	Off	On	
			Yes	CHG	CHG	
		High	No <sup>2</sup>	Off	On	
			Yes	Off	On	
Disable LDO and Enable Isolation FET	0x07, D3, D0	Low = LDO enabled.			•	
			abled. In addition, wher on; when EN_CHG = hig			

<sup>1</sup> When disable IC1 mode is active and the VINx supply is connected, the supply voltage level must fulfill the following condition: V<sub>ISO\_Bx</sub> < V<sub>VINx</sub> < 5.5 V.

 $^{2}$  When disable IC1 mode is active, the back gate of the LDO FET is not controlled. If the VINx pins are not connected, the voltage at VINx is V<sub>ISO\_Bx</sub> – V<sub>f</sub> (V<sub>f</sub> = forward voltage of the LDO FET body diode).

#### INTRODUCTION

The ADP5061 is a fully programmable I<sup>2</sup>C charger for single cell lithium-ion or lithium-polymer batteries suitable for a wide range of portable applications.

The linear charger architecture enables up to 2.1 A output current at 4.3 V to 5.0 V (I<sup>2</sup>C programmable) on the system power supply, and up to 1.3 A charge current into the battery from a dedicated charger.

The ADP5061 operates from an input voltage of 4 V up to 6.7 V but is tolerant of voltages of up to 20 V. The 20 V voltage tolerance alleviates the concerns of the USB bus spiking during disconnection or connection scenarios.

The ADP5061 features an internal FET between the linear charger output and the battery. This feature permits battery isolation and, hence, system powering under a dead battery or no battery scenario, which allows for immediate system function upon connection to a USB power supply.

The ADP5061 is fully compliant with USB 3.0 and the USB Battery Charging Specification 1.2. The ADP5061 is chargeable via the mini USB VBUS pin from a wall charger, car charger, or USB host port. Based on the type of USB source, which is detected by an external USB detection device, the ADP5061 can be set to apply the correct current limit for optimal charging and USB compliance. The USB charger permits correct operation under all USB-compliant sources such as wall chargers, host chargers, hub chargers, and standard host and hubs.

A processor can control the USB charger using the I<sup>2</sup>C to program the charging current and numerous other parameters, including

- Trickle charge current level
- Trickle charge voltage threshold
- Weak charge (constant current) current level
- Fast charge (constant current) current level
- Fast charge (constant voltage) voltage level at 1% accuracy
- Fast charge safety timer period
- Watchdog safety timer parameters
- Weak battery threshold detection
- Charge complete threshold
- Recharge threshold
- Charge enable/disable
- Battery pack temperature detection and automatic charger shutdown




Figure 29. Block Diagram

### **Data Sheet**

The ADP5061 includes a number of significant features to optimize charging and functionality including

- Thermal regulation for maximum performance
- USB host current-limit accuracy: ±5%.
- Termination voltage accuracy: ±1%.
- Battery thermistor input with automatic charger shutdown in the event that the battery temperature exceeds limits (compliant with the JEITA Li-Ion battery charging temperature specification).
- Three external pins (DIG\_IO1, DIG\_IO2, and DIG\_IO3) that directly control a number of parameters. These pins are factory programmable for maximum flexibility. They can be factory programmed for functions such as
  - Enable/disable charging. •
  - Control of 100 mA or 500 mA input current limit.
  - Control of 1500 mA input current limit.
  - Control of the battery charge current.
  - Interrupt output pin.

See the Digital Input and Output Options section for details.

#### **CHARGER MODES**

#### Input Current Limit

The VINx input current limit is controlled via the internal I<sup>2</sup>C ILIM bits. The input current limit can also be controlled via the DIG\_IO1 pin (if factory programmed to do so) as outlined in Table 9. Any change in the I<sup>2</sup>C default from 100 mA dominates over the pin setting.

#### Table 9. DIG\_IO1 Operation

DIG_IO1	Function
0	100 mA input current limit or I <sup>2</sup> C programmed value
1	500 mA input current limit or I <sup>2</sup> C programmed value (or reprogrammed I <sup>2</sup> C value from 100 mA default)

#### **USB** Compatibility

The ADP5061 features an I<sup>2</sup>C programmable input current limit to ensure compatibility with the requirements listed in Table 10. The current limit defaults to 100 mA to allow compatibility with a USB host or hub that is not configured.

The I<sup>2</sup>C register default is 100 mA. An I<sup>2</sup>C write command to the ILIM bits override the DIG\_IOx pins, and the I<sup>2</sup>C register default value can be reprogrammed for alternative requirements.

When the input current-limit feature is used, the available input current may be too low for the charger to meet the programmed charging current, I<sub>CHG</sub>, thereby reducing the rate of charge and setting the VIN\_ILIM flag.

When connecting voltage to VINx without the proper voltage level on the battery side, the high voltage blocking mechanism is in a state wherein it draws only the current of <1 mA until V<sub>IN</sub> reaches the VIN\_OK level.

The ADP5061 charger provides support for the following connections through the single connector VINx pin (see Table 10).

Table 10. Input Curi	rent Compatibility with Standard USB Limits	
Mode	Standard USB Limit	ADP5061 Function
USB (China Only)	100 mA limit for standard USB host or hub	100 mA input current limit or I <sup>2</sup> C programmed value
	300 mA limit for Chinese USB specification	300 mA input current limit or I <sup>2</sup> C programmed value
USB 2.0	100 mA limit for standard USB host or hub	100 mA input current limit or I <sup>2</sup> C programmed value
	500 mA limit for standard USB host or hub	500 mA input current limit or I <sup>2</sup> C programmed value
USB 3.0	150 mA limit for superspeed USB 3.0 host or hub	150 mA input current limit or I <sup>2</sup> C programmed value
	900 mA limit for superspeed, high speed USB host or hub charger	900 mA input current limit or I <sup>2</sup> C programmed value
Dedicated Charger	1500 mA limit for dedicated charger or low/full speed USB host or hub charger	1500 mA input current limit or I <sup>2</sup> C programmed value

#### and the second second

#### Trickle Charge Mode

A deeply discharged Li-Ion cell can exhibit a very low cell voltage, making it unsafe to charge the cell at high current rates. The ADP5061 charger uses a trickle charge mode to reset the battery pack protection circuit and lift the cell voltage to a safe level for fast charging. A cell with a voltage below  $V_{TRK\_DEAD}$  is charged with the trickle mode current,  $I_{TRK\_DEAD}$ . During trickle charging mode, the CHARGER\_STATUS bits are set.

During trickle charging, the ISO\_Sx node is regulated to  $V_{ISO\_STRK}$  by the LDO and the battery isolation FET is off, which means that the battery is isolated from the system power supply.

#### Trickle Charge Mode Timer

The duration of trickle charge mode is monitored to ensure that the battery is revived from its deeply discharged state. If trickle charge mode runs for longer than 60 minutes without the cell voltage reaching  $V_{TRK\_DEAD}$ , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER\_STATUS bits, allowing the user to initiate the fault recovery procedure specified in the Fault Recovery section.

#### Weak Charge Mode (Constant Current)

When the battery voltage exceeds  $V_{\text{TRK}\_DEAD}$  but is less than  $V_{\text{WEAK}}$ , the charger switches to intermediate charge mode.

During the weak charge mode, the battery voltage is too low to allow the full system to power-up. Because of the low battery level, the USB transceiver cannot be powered and, therefore, cannot enumerate for more current from a USB host. Consequently, the USB limit remains at 100 mA.

The system microcontroller may or may not be powered by the charger output voltage ( $V_{ISO\_SFC}$ ), depending upon the amount of current required by the microcontroller and/or the system architecture. When the ISO\_Sx pins power the microcontroller, the battery charge current ( $I_{CHG\_WEAK}$ ) cannot be increased above 20 mA to ensure the microcontroller operation (if doing so), nor can  $I_{CHG\_WEAK}$  be increased above the 100 mA USB limit. Thus, set the battery charging current as follows:

- Set the default 20 mA via the linear trickle charger branch (to ensure that the microprocessor remains alive if powered by the main charger output, ISO\_Sx). Any residual current on the main charger output, ISO\_Sx, is used to charge the battery.
- During weak current mode, other features may prevent the weak charging current from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility can affect the programmed weak charging current value under certain operating conditions. During weak charging, the ISO\_Sx node is regulated to V<sub>ISO\_SFC</sub> by the battery isolation FET.

#### Fast Charge Mode (Constant Current)

When the battery voltage exceeds  $V_{TRK\_DEAD}$  and  $V_{WEAK}$ , the charger switches to fast charge mode, charging the battery with the constant current,  $I_{CHG}$ . During fast charge mode (constant current), the CHARGER\_STATUS bits are set to 010.

During constant current mode, other features may prevent the current,  $I_{CHG}$ , from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility can affect the value of  $I_{CHG}$  under certain operating conditions. The voltage on ISO\_Sx is regulated to stay at  $V_{ISO\_SFC}$  by the battery isolation FET when  $V_{ISO\_SFC}$ .

#### Fast Charge Mode (Constant Voltage)

As the battery charges, its voltage rises and approaches the termination voltage,  $V_{TRM}$ . The ADP5061 charger monitors the voltage on the BAT\_SNS pin to determine when charging should end. However, the internal ESR of the battery pack, combined with the printed circuit board (PCB) and other parasitic series resistances creates a voltage drop between the sense point at the BAT\_SNS pin and the cell terminal. To compensate for this and ensure a fully charged cell, the ADP5061 enters a constant voltage charging mode when the termination voltage is detected on the BAT\_SNS pin. The ADP5061 reduces charge current gradually as the cell continues to charge, maintaining a voltage of V<sub>TRM</sub> on the BAT\_SNS pin. During fast charge mode (constant voltage), the CHARGER\_STATUS register is set.

#### Fast Charge Mode Timer

The duration of fast charge mode is monitored to ensure that the battery is charging correctly. If the fast charge mode runs for longer than  $t_{CHG}$  without the voltage at the BAT\_SNS pin reaching  $V_{TRM}$ , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER\_STATUS bits allowing the user to initiate the fault recovery procedure as specified in the Fault Recovery section.

If the fast charge mode runs for longer than  $t_{CHG}$ , and  $V_{TRM}$  has been reached on the BAT\_SNS pin but the charge current has not yet fallen below  $I_{END}$ , charging stops. No fault condition is asserted in this circumstance and charging resumes as normal if the recharge threshold is breached.

#### Watchdog Timer

The ADP5061 charger features a programmable watchdog timer function to ensure charging is under the control of the processor. The watchdog timer starts running when the ADP5061 charger determines that the processor should be operational, that is, when the processor sets the RESET\_WD bit for the first time or when the battery voltage is greater than the weak battery threshold,  $V_{WEAK}$ . When the watchdog timer has been triggered, it must be reset regularly within the watchdog timer period,  $t_{WD}$ .

While in charger mode, if the watchdog timer expires without being reset, the ADP5061 charger assumes that there is a software problem and triggers the safety timer,  $t_{SAFE}$ . For more information, see the Safety Timer section.

#### Safety Timer

While in charger mode, if the watchdog timer expires, the ADP5061 charger initiates the safety timer, t<sub>SAFE</sub> (see the Watchdog Timer section). If the processor has programmed charging parameters by the time the charger initiates the safety timer, the I<sub>LIM</sub> is set to the default value. Charging continues for a period of t<sub>SAFE</sub>, and then the charger switches off and sets the CHARGER\_STATUS bits.

#### Charge Complete

The ADP5061 charger monitors the charging current while in constant voltage fast charge mode. If the current falls below I<sub>END</sub> and remains below I<sub>END</sub> for t<sub>END</sub>, charging stops and the CHDONE flag is set. If the charging current falls below I<sub>END</sub> for less than t<sub>END</sub> and then rises above I<sub>END</sub> again, the t<sub>END</sub> timer resets.

#### Recharge

After the detection of charge complete, and the cessation of charging, the ADP5061 charger monitors the BAT\_SNS pin as the battery discharges through normal use. If the BAT\_SNS pin voltage falls to  $V_{\rm RCH}$ , the charger reactivates charging. Under most circumstances, triggering the recharge threshold results in the charger starting directly into fast charge constant voltage mode.

The recharge function can be disabled in I<sup>2</sup>C, but a status bit (Register 0x0C, Bit D3) informs the system that a recharge cycle is required.

#### IC Enable/Disable

The ADP5061 IC can be disabled by the DIG\_IO2 digital input pin (if factory programmed to do so) or by the I<sup>2</sup>C registers. All internal control circuits are disabled when the IC is disabled. Disabling the IC1 option can also control the states of the LDO FET and the battery isolation FET.

It is critical to note that during the disable IC1 mode, a high voltage at VINx passes to the internal supply voltage because all of the internal control circuits are disabled. The VINx supply voltage must fulfill the following condition:

 $V_{ISO_B} < VINx < 5.5 \text{ V}$ 

#### Battery Charging Enable/Disable

The ADP5061 charging function can be disabled by setting the I<sup>2</sup>C EN\_CHG bit to low. The LDO to the system still operates under this circumstance and can be set in I<sup>2</sup>C to the default or I<sup>2</sup>C programmed system voltage from 4.3 V to 5.0 V (see the relevant I<sup>2</sup>C register description for full details).

The ADP5061 charging function can also be controlled via one of the external DIG\_IOx pins (if factory programmed to do so). Any change in the I<sup>2</sup>C EN\_CHG bit takes precedence over the pin setting.

#### Battery Voltage Limit to Prevent Charging

The battery monitor of the ADP5061 charger can be configured to monitor battery voltage and prevent charging when the battery voltage is higher than  $V_{CHG\_VLIM}$  (typically 3.7 V) during charging start-up (enabled by EN\_CHG or DIG\_IO3). This function can prevent unnecessary charging of a half discharged battery and, as such, can extend the lifetime of the Li-Ion battery cell. Charging starts automatically when the battery voltage drops below  $V_{CHG\_VLIM}$  and continues through full charge cycle until the battery voltage reaches  $V_{TRM}$  (typically 4.2 V).

By default, the charging voltage limit is disabled and it can be enabled from I<sup>2</sup>C Register 0x08, Bit EN\_CHG\_VLIM.

#### SYS\_EN Output

The ADP5061 features a SYS\_EN open-drain FET to enable the system until the battery is at the minimum required level for guaranteed system start-up. When there are minimum battery voltage and/or minimum battery charge level requirements, the operation of SYS\_EN can be set by I<sup>2</sup>C programming. The SYS\_EN operation can be factory programmed to four different operating conditions as described in Table 11.

#### Table 11. SYS\_EN Mode Descriptions

SYS_EN Mode	
Selection	Description
00	SYS_EN is activated when LDO is active and system voltage is available.
01	SYS_EN is activated by the ISO_Bx voltage, battery charging mode.
10	SYS_EN is activated and the isolation FET is disabled when the battery drops below $V_{WEAK}$ . This option is active, when VINx = 0 V and the battery monitor is activated from Register 0x07, Bit D5 (EN BMON).
11	SYS_EN is active in LDO mode when the charger i: disabled. SYS_EN is active in charging mode when ISO_BX VWEAK.

#### Indicator LED Output (ILED)

The ILED is an open-drain output for indicator LED connection. Optionally, the ILED output can be used as a status output for a microcontroller. Indicator LED modes are shown in Table 12.

#### Table 12. Indicator LED Operation Modes

ADP5061 Mode	ILED Mode	On/Off Time
IC Off	Off	
LDO Mode Off	Off	
LDO Mode On	Off	
Charge Mode	Continuously on	
Timer Error (ttrk, tchg, tsafe)	Blinking	167 ms/833 ms
Overtemperature (T <sub>SD</sub> )	Blinking	1 sec/1 sec

#### THERMAL MANAGEMENT

#### Isothermal Charging

The ADP5061 includes a thermal feedback loop that limits the charge current when the die temperature exceeds  $T_{LIM}$  (typically 115°C). As the on-chip power dissipation and die temperature increase, the charge current is automatically reduced to maintain the die temperature within the recommended range. As the die temperature decreases due to lower on-chip power dissipation or ambient temperature, the charge current returns to the programmed level. During isothermal charging, the THERM\_LIM I<sup>2</sup>C flag is set to high.

This thermal feedback control loop allows the user to set the programmed charge current based on typical rather than worst case conditions.

The ADP5061 does not include a thermal feedback loop to limit ISO\_Sx load current in LDO mode. If the power dissipated on chip during LDO mode causes the die temperature to exceed 130°C, an interrupt is generated. If the die temperature continues to rise beyond 140°C, the device enters into thermal shutdown.

#### Thermal Shutdown and Thermal Early Warning

The ADP5061 charger features a thermal shutdown threshold detector. If the die temperature exceeds  $T_{SD}$ , the ADP5061 charger is disabled, and the TSD 140°C bit is set. The ADP5061 charger can be reenabled when the die temperature drops below the  $T_{SD}$  falling limit and the TSD 140°C bit is reset. To reset the TSD 140°C bit, write to the I<sup>2</sup>C Fault Register 0x0D or cycle the power.

Before die temperature reaches  $T_{SD}$ , the early warning bit is set if  $T_{SDL}$  is exceeded. This allows the system to accommodate power consumption before thermal shutdown occurs.

#### Fault Recovery

Before performing the following operation, it is important to ensure that the cause of the fault has been rectified.

To recover from a charger fault (when the CHARGER\_STATUS = 110), cycle power on VINx or write high to reset the  $I^2C$  fault bits in the fault register.

#### **BATTERY ISOLATION FET**

The ADP5061 charger features an integrated battery isolation FET for power path control. The battery isolation FET isolates a deeply discharged Li-Ion cell from the system power supply in both trickle and fast charge modes, thereby allowing the system to be powered at all times.

When VINx is below  $V_{\text{VIN}\_\text{OK}}$ , the battery isolation FET is in full conducting mode.

The battery isolation FET is off during trickle charge mode. When the battery voltage exceeds  $V_{\text{TRK}}$ , the battery isolation FET switches to the system voltage regulation mode. During system voltage regulation mode, the battery isolation FET maintains the  $V_{\text{ISO}\_\text{SFC}}$  voltage on the ISO\_Sx pins. When the battery voltage exceeds  $V_{\text{ISO}\_\text{SFC}}$ , the battery isolation FET is in full conducting mode.

The battery isolation FET supplements the battery to support high current functions on the system power supply. When voltage on ISO\_Sx drops below ISO\_Bx, the battery isolation FET enters into full conducting mode. When voltage on ISO\_Sx rises above ISO\_Bx, the isolation FET enters regulating mode or full conduction mode, depending on the Li-Ion cell voltage and the linear charger mode.

#### **BATTERY DETECTION**

#### **Battery Voltage Level Detection**


The ADP5061 charger features a battery detection mechanism to detect an absent battery. The charger actively sinks and sources current into the ISO\_Bx/BAT\_SNS node, and voltage vs. time is detected. The sink phase is used to detect a charged battery, whereas the source phase is used to detect a discharged battery.

The sink phase (see Figure 30) sinks  $I_{SINK}$  current from the ISO\_Bx/ BAT\_SNS pins for a time period,  $t_{BATOK}$ . If the BAT\_SNS pin is below  $V_{BATL}$  when the  $t_{BATOK}$  timer expires, the charger assumes no battery is present, and starts the source phase. If the BAT\_SNS exceeds the  $V_{BATL}$  voltage when the  $t_{BATOK}$  timer expires, the charger assumes the battery is present and begins a new charge cycle.

The source phase sources  $I_{SOURCE}$  current to ISO\_Bx and the BAT\_SNS pin for a time period,  $t_{BATOK}$ . If BAT\_SNS pin exceeds  $V_{BATH}$  before the  $t_{BATOK}$  timer expires, the charger assumes that no battery is present. If the BAT\_SNS does not exceed the  $V_{BATH}$  voltage when the  $t_{BATOK}$  timer expires, the charger assumes that a battery is present and begins a new charge cycle.

### **Data Sheet**

# ADP5061



#### Figure 31. Trickle Charge

#### Battery (ISO\_Bx) Short Detection

A battery short occurs under a damaged battery condition or when the battery protection circuitry is enabled.

On commencing trickle charging, the ADP5061 charger monitors the battery voltage. If this battery voltage does not exceed  $V_{BAT\_SHR}$  within the specified timeout period,  $t_{BAT\_SHR}$ , a fault is declared and the charger is stopped by turning the battery isolation FET off, but the system voltage is maintained at  $V_{ISO\_STRK}$  by the linear regulator.

After source phase, if the ISO\_Bx or BAT\_SNS level remains below  $V_{BATH}$ , either the battery voltage is low or the battery node can be shorted. Because the battery voltage is low, trickle charging mode is initiated (see Figure 31). If the BAT\_SNS level remains below  $V_{BAT_SHR}$  after  $t_{BAT_SHR}$  has elapsed, the ADP5061 assumes that the battery node is shorted.

The trickle charge branch is active during the battery short scenario, and trickle charge current to the battery is maintained until the 60-minute trickle charge mode timer expires.

#### BATTERY PACK TEMPERATURE SENSING Battery Thermistor Input

The ADP5061 charger features battery pack temperature sensing that precludes charging when the battery pack temperature is outside the specified range. The THR pin provides an on and off switching current source that should be connected directly to the battery pack thermistor terminal. The activation interval of the THR current source is 167 ms. The battery pack temperature sensing can be controlled by  $I^2C$ , using the conditions shown in Table 13. Note that the  $I^2C$  register default setting for EN\_THR (Register 0x07) is 0 = temperature sensing off.

#### **Table 13. THR Input Function**

Conditions		
VINx	V <sub>ISO_B</sub>	THR Function
Open or $V_{IN} = 0$ V to 4.0 V	<2.5 V	Off
Open or $V_{IN} = 0$ V to 4.0 V	>2.5 V	Off, controlled by I <sup>2</sup> C
4.0 V to 6.7 V	Don't care	Always on

If the battery pack thermistor is not connected directly to the THR pin, a 10 k $\Omega$  (tolerance ±20%) dummy resistor must be connected between the THR input and GND. Leaving the THR pin open results in a false detection of the battery temperature being <0°C and charging is disabled.

The ADP5061 charger monitors the voltage in the THR pin and suspends charging if the current is outside the range of less than 0°C or greater than 60°C.

The ADP5061 charger is designed for use with an NTC thermistor in the battery pack with a nominal room temperature value of either 10 k $\Omega$  at 25°C or 100 k $\Omega$  at 25°C, which is selected by factory programming.

The ADP5061 charger is designed for use with an NTC thermistor in the battery pack with a temperature coefficient curve (beta). Factory programming supports eight beta values covering a range from 3150 to 4400 (see Table 44).

#### JEITA Li-Ion Battery Temperature Charging Specification

The ADP5061 is compliant with the JEITA1 and JEITA2 Li-Ion battery charging temperature specifications as outlined in Table 14 and in Table 16, respectively.

JEITA function can be enabled via the I<sup>2</sup>C interface and, optionally, the JEITA1 or JEITA2 function can be selected in

I<sup>2</sup>C. Alternatively, the JEITA1 or JEITA2 can be set as enabled to default by factory programming.

When the ADP5061 identifies a hot or cold battery condition, the ADP5061 takes the following actions:

- Stops charging the battery.
- Connects or enables the battery isolation FET such that the ADP5061 continues in LDO mode.

#### Table 14. JEITA1 Specifications

Parameter	Symbol	Conditions	Min	Мах	Unit
JEITA1 Cold Temperature Limits	Jeita_cold	No battery charging occurs		0	°C
JEITA1 Cool Temperature Limits	I <sub>JEITA_COOL</sub>	Battery charging occurs at approximately 50% of programmed level— see Table 15 for specific charging current reduction levels	0	10	°C
JEITA1 Typical Temperature Limits	Ijeita_typ	Normal battery charging occurs at default/programmed levels	10	45	°C
JEITA1 Warm Temperature Limits	Ijeita_warm	Battery termination voltage ( $V_{TRM}$ ) is reduced by 100 mV from programmed value	45	60	°C
JEITA1 Hot Temperature Limits	I <sub>JEITA_HOT</sub>	No battery charging occurs	60		°C


#### Table 15. JEITA1 Reduced Charge Current Levels, Battery Cool Temperature


ICHG JEITA1			
	ICHG[4:0] (Default)	ICHG JEITA1	
50 mA	01100 = 650 mA	300 mA	
50 mA	01101 = 700 mA	350 mA	
50 mA	01110 = 750 mA	350 mA	
100 mA	01111 = 800 mA	400 mA	
100 mA	10000 = 850 mA	400 mA	
150 mA	10001 = 900 mA	450 mA	
150 mA	10010 = 950 mA	450 mA	
200 mA	10011 = 1000 mA	500 mA	
200 mA	10100 = 1050 mA	500 mA	
250 mA	10101 = 1100 mA	550 mA	
250 mA	10110 = 1200 mA	600 mA	
300 mA	10111 = 1300 mA	650 mA	
	50 mA 50 mA 100 mA 100 mA 150 mA 150 mA 200 mA 250 mA 250 mA	50 mA       01101 = 700 mA         50 mA       01110 = 750 mA         100 mA       01111 = 800 mA         100 mA       10111 = 800 mA         100 mA       10000 = 850 mA         150 mA       10001 = 900 mA         150 mA       10010 = 950 mA         200 mA       10011 = 1000 mA         200 mA       10100 = 1050 mA         250 mA       10101 = 1100 mA         250 mA       10110 = 1200 mA	50 mA       01101 = 700 mA       350 mA         50 mA       01110 = 750 mA       350 mA         100 mA       01111 = 800 mA       400 mA         100 mA       10100 = 850 mA       400 mA         150 mA       10001 = 900 mA       450 mA         150 mA       10010 = 950 mA       450 mA         200 mA       10011 = 1000 mA       500 mA         200 mA       10100 = 1050 mA       500 mA         250 mA       10101 = 1100 mA       550 mA         250 mA       10110 = 1200 mA       600 mA

#### Table 16. JEITA2 Specifications

Parameter	Symbol	Conditions	Min	Мах	Unit
JEITA2 Cold Temperature Limits	Ijeita_cold	No battery charging occurs		0	°C
JEITA2 Cool Temperature Limits	I <sub>JEITA_COOL</sub>	Battery termination voltage ( $V_{\text{TRM}}$ ) is reduced by 100 mV from programmed value	0	10	°C
JEITA2 Typical Temperature Limits	Ijeita_typ	Normal battery charging occurs at default/programmed levels	10	45	°C
JEITA2 Warm Temperature Limits	I <sub>JEITA_WARM</sub>	Battery termination voltage ( $V_{TRM}$ ) is reduced by 100 mV from programmed value	45	60	°C
JEITA2 Hot Temperature Limits	I <sub>JEITA_HOT</sub>	No battery charging occurs	60		°C

10544-032








Figure 33. Simplified Charging Mode Flowchart