

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









ANALOG Linear Li-Ion Battery Charger with Power DEVICES Path and IISR Compatibility in IFCSP Path and USB Compatibility in LFCSP

ADP5062 Data Sheet

FEATURES

4 mm × 4 mm LFCSP package Fully programmable via I²C Flexible digital control inputs Up to 2.1 A current from an ac charger in LDO mode Operating input voltage from 4.0 V to 6.7 V Tolerant input voltage from -0.5 V to +20 V (USB VBUS) Fully compatible with USB 3.0 and USB Battery Charging Specification 1.2

Built-in current sensing and limiting

As low as 54 m Ω battery isolation FET between battery and charger output

Thermal regulation prevents overheating

Compliant with JEITA 1 and JEITA 2 Li-lon battery charging temperature specifications

SYS_EN flag permits the system to be disabled until battery is at the minimum required level for guaranteed system start-up

APPLICATIONS

Digital still cameras Digital video cameras Single cell Li-Ion portable equipment PDAs, audio, and GPS devices Portable medical devices **Mobile phones**

GENERAL DESCRIPTION

The ADP5062 charger is fully compliant with USB 3.0 and the USB Battery Charging Specification 1.2 and enables charging via the mini USB VBUS pin from a wall charger, car charger, or USB host port.


The ADP5062 operates from a 4 V to 6.7 V input voltage range but is tolerant of voltages up to 20 V thereby alleviating concerns about USB bus spikes during disconnect or connect scenarios.

The ADP5062 features an internal FET between the linear charger output and the battery. This permits battery isolation and, hence, system powering under a dead battery or no battery scenario, which allows for immediate system function on connection to a USB power supply.

Based on the type of USB source, which is detected by an external USB detection chip, the ADP5062 can be set to apply the correct current limit for optimal charging and USB compliance.

The ADP5062 has three factory-programmable digital input/output pins that provide maximum flexibility for different systems. These digital input/output pins permit combinations of features such as, input current limits, charging enable and disable, charging current limits, and a dedicated interrupt output pin.

TYPICAL APPLICATION CIRCUIT



ADP5062* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

EVALUATION KITS

· ADP5062 Evaluation Board

DOCUMENTATION

Data Sheet

 ADP5062: Linear Li-Ion Battery Charger with Power Path and USB Compatibility in LFCSP Data Sheet

User Guides

 UG-500: Evaluating the ADP5062 Linear Li-lon Battery Charger with Power Path and USB Compatibility in LFCSP

DESIGN RESOURCES

- · ADP5062 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADP5062 EngineerZone Discussions.

SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

TABLE OF CONTENTS

Features
Applications
General Description
Typical Application Circuit
Revision History
Specifications
Recommended Input and Output Capacitances6
I ² C-Compatible Interface Timing Specifications6
Absolute Maximum Ratings 8
Thermal Resistance
ESD Caution8
Pin Configuration and Function Descriptions9
Typical Performance Characteristics
Temperature Characteristics
Typical Waveforms14
Theory of Operation
Summary of Operation Modes
Introduction16
Charger Modes18
Thermal Management
REVISION HISTORY
10/13—Rev. A to Rev. B
Changes to Table 19
4/13—Rev. 0 to Rev. A
Changes to Figure 39
9/12—Revision 0: Initial Version

	Battery Isolation FET	21
	Battery Detection	21
	Battery Pack Temperature Sensing	22
	I ² C Interface	26
	I ² C Register Map	27
	Register Bit Descriptions	28
A	pplications Information	36
	External Components	36
	PCB Layout Guidelines.	38
P	ower Dissipation and Thermal Considerations	39
	Charger Power Dissipation	39
	Junction Temperature	39
F	actory-Programmable Options	40
	Charger Options	40
	I ² C Register Defaults	41
	Digital Input and Output Options	41
P	ackaging and Ordering Information	43
	Outline Dimensions	43
	Ordering Guide	43

SPECIFICATIONS

 $-40^{\circ}C < T_{J} < +125^{\circ}C, \ V_{VINx} = 5.0 \ V, \ R_{HOT_RISE} < R_{THR} < R_{COLD_FALL}, \ V_{BAT_SNS} = 3.6 \ V, \ V_{ISO_Bx} = V_{BAT_SNS}, \ C_{VIN} = 10 \ \mu\text{F}, \ C_{ISO_S} = 22 \ \mu\text{F}, \ C_{ISO_B} = 22 \ \mu\text{F}, \ C_{COLD_FALL}, \ V_{COLD_FALL}, \$

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
GENERAL PARAMETERS						
Undervoltage Lockout	V_{UVLO}	2.25	2.35	2.5	V	Falling threshold, higher of V _{VINx} and V _{BAT_SNS} ¹
Hysteresis		50	100	150	mV	Hysteresis, higher of V _{VINx} and V _{BAT_SNS} rising ¹
Total Input Current	I _{LIM}	74	92	100	mA	Nominal USB initialized current level ²
·		114		150	mA	USB super speed
				300	mA	USB enumerated current level (specification for China)
		425	470	500	mA	USB enumerated current level
				900	mA	Dedicated charger input
				1500	mA	Dedicated wall charger
VINx Current Consumption	I _{QVIN}		2		mA	Charging or LDO mode
·	I _{QVIN DIS}		280	450	μΑ	DIS_IC1 = high, V _{ISO_Bx} < VINx < 5.5 V
Battery Current Consumption	I _{QBATT}		20		μA	LDO mode, V _{ISO_Sx} > V _{BAT_SNS}
,				5	μA	Standby, includes ISO_Sx pin leakage, $V_{VINx} = 0 \text{ V}$, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			0.5	0.9	mA	Standby, battery monitor active
CHARGER						
Fast Charge Current CC Mode	Існ	700	750	790	mA	$V_{ISO_Bx} = 3.9 \text{ V}$; fast charge current accuracy is guaranteed at temperatures from $T_J = -40^{\circ}\text{C}$ to the isothermal regulation limit (typically $T_J = +115^{\circ}\text{C})^{2,3}$
Fast Charge Current Accuracy		-8		+7	%	I _{CHG} = 400 mA to 1300 mA
		-33		+29	mA	I _{CHG} = 250 mA to 350 mA
		-45		+40	mA	$I_{CHG} = 50 \text{ mA to } 200 \text{ mA}$
Trickle Charge Current ²	I _{TRK_DEAD}	16	20	25	mA	
Weak Charge Current ^{2, 3}	I _{CHG_WEAK}		I _{TRK_DEAD} + I _{CHG}		mA	
Trickle to Weak Charge Threshold						
Dead Battery	V _{TRK_DEAD}	2.4	2.5	2.6	V	V _{TRK_DEAD} < V _{BAT_SNS} < V _{WEAK} ^{2, 4}
Hysteresis	$\Delta V_{\text{TRK_DEAD}}$		100		mV	On BAT_SNS ²
Weak Battery Threshold						
Weak to Fast Charge Threshold	V_{WEAK}	2.89	3.0	3.11	V	On BAT_SNS ^{2,4}
-	ΔV_{WFAK}		100		mV	_
Battery Termination Voltage	V _{TRM}		4.200		V	
Termination Voltage Accuracy		-0.25		+0.25	%	On BAT_SNS, $T_J = 25^{\circ}\text{C}$, $I_{END} = 52.5 \text{ mA}^2$
<i>,</i>		-1.04		+0.89	%	$T_1 = 0$ °C to 115°C ²
		-1.16		+1.20	%	$T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$
Battery Overvoltage Threshold	V _{BATOV}		$V_{IN} - 0.075$		V	Relative to VINx voltage, BAT_SNS rising
Charge Complete Current	I _{END}	15	52.5	98	mA	V _{BAT} SNS = V _{TRM}
Charging Complete Current Threshold Accuracy		17		83	mA	$I_{END} = 52.5 \text{ mA, T}_{J} = 0^{\circ}\text{C to } 115^{\circ}\text{C}^{2}$
•		59		123	mA	$I_{END} = 92.5 \text{ mA}, T_{J} = 0^{\circ}\text{C to } 115^{\circ}\text{C}$
Recharge Voltage Differential	V_{RCH}	160	260	390	mV	Relative to V _{TRM} , BAT_SNS falling ²
Battery Node Short Threshold Voltage ²	V _{BAT_SHR}	2.2	2.4	2.5	V	
Battery Short Detection Current	I _{TRK SHORT}		20		mA	I _{TRK_SHORT} = I _{TRK_DEAD} ²
Charging Start Voltage Limit	V _{CHG_VLIM}	3.6	3.7	3.8	V	Voltage limit is not active by default
Charging Soft Start Current	I _{CHG} START	185	260	365	mA	VBAT SNS > VTRK DEAD
Charging Soft Start Timer	t _{CHG_START}		3		ms	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
BATTERY ISOLATION FET						
Pin to Pin Resistance Between ISO_Sx and ISO_Bx	R _{DSON_ISO}		54	89	mΩ	On battery supplement mode, $VINx = 0 V$, $V_{ISO_Bx} = 4.2 V$, $I_{ISO_Bx} = 500 \text{ mA}$
Regulated System Voltage: V _{BAT} Low	V_{ISO_SFC}	3.6	3.8	4.0	V	VTRM[5:0] programming ≥ 4.00 V
		3.2	3.4	3.5	V	VTRM[5:0] programming < 4.00 V
Battery Supplementary Threshold	V_{THISO}	0	5	12	mV	$V_{ISO_Sx} < V_{ISO_Bx}$, V_{SYS} rising
LDO AND HIGH VOLTAGE BLOCKING						-
Regulated System Voltage	V _{ISO_STRK}	4.214	4.3	4.386	V	VSYSTEM[2:0] = 000 (binary) = 4.3 V, I _{ISO_Sx} = 100 mA, LDO mode ²
Load Regulation			-0.56		%/A	$I_{ISO_{SX}} = 0 \text{ m A to } 1500 \text{ mA}$
High Voltage Blocking FET (LDO FET) On Resistance	R _{DS(ON)HV}		330	485	mΩ	$I_{MNx} = 500 \text{ mA}$
Maximum Output Current			2.1		Α	$V_{ISO_Sx} = 4.3 \text{ V, LDO mode}$
VINx Input Voltage, Good Threshold Rising	V _{VIN_OK_RISE}	3.75	3.9	4.0	V	
VINx Falling	$V_{\text{VIN_OK_FALL}}$		3.6	3.7	V	
VINx Input Overvoltage Threshold	$V_{\text{VIN_OV}}$	6.7	6.9	7.2	V	
Hysteresis	$\Delta V_{\text{VIN_OV}}$		0.1		V	
VINx Transition Timing	T _{VIN_RISE}	10			μs	Minimum rise time for VINx from 5 V to 20 V
	T _{VIN_FALL}	10			μs	Minimum fall time for VINx from 4 V to 0 V
THERMAL CONTROL						
Isothermal Charging Temperature	T _{LIM}		115		℃	
Thermal Early Warning Temperature	T_{SDL}		130		°C	
Thermal Shutdown Temperature	T_{SD}		140		℃	T _J rising
			110		°C	T _J falling
THERMISTOR CONTROL						
Thermistor Current						
10,000 NTC	I _{NTC_10k}			400	μΑ	
100,000 NTC	I _{NTC_100k}			40	μΑ	
Thermistor Capacitance	C _{NTC}		100		рF	
Cold Temperature Threshold	T_{NTC_COLD}		0		°C	No battery charging occurs
Resistance Thresholds						
Cool to Cold Resistance	R _{COLD_FALL}	20,500	25,600	30,720	Ω	
Cold to Cool Resistance	R _{COLD_RISE}		24,400		Ω	
Hot Temperature Threshold	T _{NTC_HOT}		60		°C	No battery charging occurs
Resistance Thresholds						
Hot to Typical Resistance	R _{HOT_FALL}		3700		Ω	
Typical to Hot Resistance	R _{HOT_RISE}	2750	3350	3950	Ω	
JEITA1 LI-ION BATTERY CHARGING SPECIFICATION DEFAULTS ⁵						
JEITA Cold Temperature	T _{JEITA_COLD}		0		°C	No battery charging occurs
Resistance Thresholds					_	
Cool to Cold Resistance	R _{COLD_FALL}	20,500	25,600	30,720	Ω	
Cold to Cool Resistance	R _{COLD_RISE}		24,400		Ω	
JEITA Cool Temperature	T _{JEITA_COOL}		10		°C	Battery charging occurs at 50% of programmed level
Resistance Thresholds						
Typical to Cool Resistance	R _{TYP_FALL}	13,200	16,500	19,800	Ω	
Cool to Typical Resistance	R _{TYP_RISE}		15,900		Ω	
JEITA Warm Temperature	T _{JEITA_WARM}		45		°C	Battery termination voltage (V _{™M}) is reduced by 100 mV
Resistance Thresholds						
Warm to Typical Resistance	Rwarm_fall		5800		Ω	
Typical to Warm Resistance	R _{WARM_RISE}	4260	5200	6140	Ω	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
JEITA Hot Temperature	T _{JEITA} _HOT		60		°C	No battery charging occurs
Resistance Thresholds						
Hot to Warm Resistance	R _{HOT_FALL}		3700		Ω	
Warm to Hot Resistance	R _{HOT_RISE}	2750	3350	3950	Ω	
JEITA2 LI-ION BATTERY CHARGING SPECIFICATION DEFAULTS ⁵						
JEITA Cold Temperature	T _{JEITA_COLD}		0		°C	No battery charging occurs
Resistance Thresholds						
Cool to Cold Resistance	R _{COLD_FALL}	20,500	25,600	30,720	Ω	
Cold to Cool Resistance	R _{COLD_RISE}		24,400		Ω	
JEITA Cool Temperature	T _{JEITA_COOL}		10		°C	Battery termination voltage (V _{TRM}) is reduced by 100 mV
Resistance Thresholds						
Typical to Cool Resistance	R _{TYP_FALL}	13,200	16,500	19,800	Ω	
Cool to Typical Resistance	R_{TYP_RISE}		15,900		Ω	
JEITA Warm Temperature	T _{JEITA_WARM}		45		°C	Battery termination voltage (V _{TRM}) is reduced by 100 mV
Resistance Thresholds						
Warm to Typical Resistance	R _{WARM_FALL}		5800		Ω	
Typical to Warm Resistance	Rwarm_rise	4260	5200	6140	Ω	
JEITA Hot Temperature	T _{JEITA_HOT}		60		°C	No battery charging occurs
Resistance Thresholds						
Hot to Warm Resistance	R _{HOT_FALL}		3700		Ω	
Warm to Hot Resistance	R _{HOT_RISE}	2750	3350	3950	Ω	
BATTERY DETECTION						
Sink Current	I _{SINK}	13	20	34	mA	
Source Current	Isource	7	10	13	mA	
Battery Threshold						
Low	V_{BATL}	1.8	1.9	2.0	V	
High	V_{BATH}		3.4		V	
Battery Detection Timer	t BATOK		333		ms	
TIMERS						
Clock Oscillator Frequency	f _{CLK}	2.7	3	3.3	MHz	
Start Charging Delay	t _{START}		1		sec	
Trickle Charge	t _{TRK}		60		min	
Fast Charge	t _{CHG}		600		min	
Charge Complete	t _{END}		7.5		min	$V_{BAT_SNS} = V_{TRM}$, $I_{CHG} < I_{END}$
Deglitch	t _{DG}		31		ms	Applies to V _{TRK_DEAD} , V _{RCH} , I _{END} , V _{WEAK} , V _{VIN_OK_RISE} , and V _{VIN_OK_FALL}
Watchdog ²	t _{WD}		32		sec	
Safety	t _{SAFE}	36	40	44	min	
Battery Short ²	t _{BAT_SHR}		30		sec	
ILED OUTPUT PINS						
Voltage Drop over ILED	V _{ILED}		200		mV	I _{ILED} = 20 mA
Maximum Operating Voltage over ILED	V _{MAXILED}			5.5	V	
SYS_EN OUTPUT PIN						
SYS_EN FET On Resistance	R _{ON_SYS_EN}		10		Ω	I _{SYS EN} = 20 mA

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
LOGIC INPUT PINS						
Maximum Voltage on Digital Inputs	$V_{\text{DIN_MAX}}$			5.5	V	Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3
Maximum Logic Low Input Voltage	VIL			0.5	V	Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3
Minimum Logic High Input Voltage	V_{IH}	1.2			V	Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3
Pull-Down Resistance		215	350	610	kΩ	Applies to DIG_IO1, DIG_IO2, DIG_IO3

¹ Undervoltage lockout generated normally from ISO_Sx or ISO_Bx; in certain transition cases, it can be generated from VINx. ² These values are programmable via I²C. Values are given with default register values. ³ The output current during charging may be limited by the input current limit or by the isothermal charging mode.

RECOMMENDED INPUT AND OUTPUT CAPACITANCES

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
CAPACITANCES						
VINx	C _{VINx}	4		10	μF	Effective capacitance
CBP	C_CBP	6	10	14	nF	Effective capacitance
ISO_Sx	C _{ISO_Sx}	10	22	100	μF	Effective capacitance
ISO_Bx	C _{ISO_Bx}	10	22		μF	Effective capacitance

I²C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

Parameter ¹	Symbol	Min	Тур	Max	Unit
I ² C-COMPATIBLE INTERFACE ²					
Capacitive Load for Each Bus Line	Cs			400	рF
SCL Clock Frequency	f _{SCL}			400	kHz
SCL High Time	t _{HIGH}	0.6			μs
SCL Low Time	t _{LOW}	1.3			μs
Data Setup Time	t _{SU, DAT}	100			ns
Data Hold Time	t _{HD} , DAT	0		0.9	μs
Setup Time for Repeated Start	t su, sta	0.6			μs
Hold Time for Start/Repeated Start	t _{HD} , sta	0.6			μs
Bus Free Time Between a Stop and a Start Condition	t _{BUF}	1.3			μs
Setup Time for Stop Condition	t su, sто	0.6			μs
Rise Time of SCL/SDA	t _R	20		300	ns
Fall Time of SCL/SDA	t _F	20		300	ns
Pulse Width of Suppressed Spike	t _{SP}	0		50	ns


¹ Guaranteed by design.

During weak charging mode, the charger provides at least 20 mA of charging current via the trickle charge branch to the battery unless trickle charging is disabled. Any residual current that is not required by the system is also used to charge the battery.

⁵ Either JEITA1 (default) or JEITA2 can be selected in I²C, or both JEITA functions can be enabled or disabled in I²C.

² A master device must provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL (see Figure 2).





S = START CONDITION Sr = REPEATED START CONDITION P = STOP CONDITION

Figure 2. I²C Timing Diagram

10806-002

ABSOLUTE MAXIMUM RATINGS

Table 4. Absolute Maximum Ratings

Parameter	Rating
VIN1, VIN2, VIN3 to AGND	-0.5 V to +20 V
All Other Pins to AGND	–0.3 V to +6 V
Continuous Drain Current, Battery Supplementary Mode, from ISO_Bx to ISO_Sx	2.1 A
Storage Temperature Range	−65°C to +150°C
Operating Junction Temperature Range	-40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

Package Type	θ _{JA}	θις	Unit
20-Lead LFCSP	35.6	3.65	°C/W

Maximum Power Dissipation

The maximum safe power dissipation in the ADP5062 package is limited by the associated rise in junction temperature (T_I) on the die. At a die temperature of approximately 150°C (the glass transition temperature), the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, thereby permanently shifting the parametric performance of the ADP5062. Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices, potentially causing failure.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Name	Type ¹	Description
9, 10, 11	ISO_S1, ISO_S2, ISO_S3	I/O	Linear Charger Supply Side Input to Internal Isolation FET/Battery Current Regulation FET. High current input/output.
6, 7, 8	VIN1, VIN2, VIN3	I/O	Power Connections to USB VBUS. These pins are high current inputs when in charging mode.
20	AGND	G	Analog Ground.
12, 13, 14	ISO_B1, ISO_B2, ISO_B3	I/O	Battery Supply Side Input to Internal Isolation FET/Battery Current Regulation FET.
1	SCL	1	I ² C-Compatible Interface Serial Clock.
17	SDA	I/O	I ² C-Compatible Interface Serial Data.
5	DIG_IO1	GPIO	Set Input Current Limit. This pin sets the input current limit directly. When DIG_IO1 = low or high-Z, the input limit is 100 mA. When DIG_IO1 = high, the input limit is 500 mA. ^{2, 3}
3	DIG_IO2	GPIO	Disable IC1. The DIG_IO2 pin sets the charger to the low current mode. When DIG_IO2 = low or high-Z, the charger operates in normal mode. When DIG_IO2 = high, the LDO and the charger are disabled and VINx current consumption is 280 μ A (typical). In addition, when DIG_IO2 is high, 20 V VINx input protection is disabled and the VINx voltage level must fulfill the condition, $V_{ISO_Bx} < V_{VINx} < 5.5 \text{ V.}^{2.3}$
2	DIG_IO3	GPIO	Enable Charging. When DIG_IO3 = low or high-Z, charging is disabled. When DIG_IO3 = high, charging is enabled. ^{2,3}
18	THR	I	Battery Pack Thermistor Connection. If this pin is not used, connect a dummy 10 k Ω resistor from THR to GND.
4	BAT_SNS	1	Battery Voltage Sense Pin.
15	ILED	0	Open-Drain Output to Indicator LED.
16	SYS_EN	0	System Enable. This pin is the battery OK flag/open-drain pull-down FET to enable the system when the battery reaches the V_{WEAK} level.
19	CBP	I/O	Bypass Capacitor Input.
N/A ⁴	EP	N/A ⁴	Exposed Pad. Connection of the exposed pad is not required. The exposed pad can be connected to analog ground to improve heat dissipation from the package to the board.

 $^{^{1}}$ I is input, O is output, I/O is input/output, G is ground, and GPIO is the factory programmable general-purpose input/output.

² See the Digital Input and Output Options section for details.

³ The DIG_IOx setting defines the initial state of the ADP5062. If the parameter or the mode that is related to each DIG_IOx pin setting is changed (by programming an equivalent I²C register bit or bits), the I²C register setting takes precedence over the DIG_IOx pin setting. VINx connection or disconnection resets control to the DIG_IOx pin.

⁴ N/A means not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS

V_{VINx} = 5.0 V, C_{VINx} = 10 μF, C_{ISO_Sx} = 44 μF, C_{ISO_Bx} = 22 μF, C_{CBP} = 10 nF, all registers at default values, unless otherwise noted.




Figure 4. System Voltage vs. System Output Current, LDO Mode, VSYSTEM[2:0] = 000 (Binary) = 4.3 V




Figure 5. System Voltage vs. Input Voltage (in Dropout), LDO Mode, VSYSTEM[2:0] = 000 (Binary) = 4.3 V




Figure 6. Input Current-Limited Charge Current vs. Battery Voltage




Figure 7. System Voltage vs. System Output Current, LDO Mode, $V_{VINX} = 6.0 V$, VSYSTEM[2:0] = 111 (Binary) = 5.0 V




Figure 8. System Voltage vs. Input Voltage (in Dropout), LDO Mode, VSYSTEM[2:0] = 111 (Binary) = 5.0 V




Figure 9. Battery Charge Current vs. Battery Voltage, ICHG[4:0] = 01001 (Binary) = 500 mA, ILIM[3:0] = 1111 (Binary) = 2100 mA




Figure 10. Ideal Diode R_{ON} vs. Battery Voltage, $I_{ISO_Sx} = 500$ mA, VINx Open




Figure 11. VINx Current vs. VINx Voltage, No Battery




Figure 12. Ideal Diode R_{ON} vs. Load Current, $V_{ISO_Bx} = 3.6 \text{ V}$




Figure 13. Charge Profile, ILIM[3:0] = 0110 (Binary) = 500 mA, Battery Capacity = 925 mAh

TEMPERATURE CHARACTERISTICS




Figure 14. Battery Leakage Current vs. Ambient Temperature




Figure 15. VINx Quiescent Current vs. Ambient Temperature, DIS_IC1 = High




Figure 16. LDO Mode Voltage vs. Ambient Temperature, $Load = 100 \text{ mA}, V_{VINx} = 5.5 \text{ V}$




Figure 17. System Voltage vs. Temperature, Trickle Charge Mode, $V_{ISO_Sx} = 4.3 \text{ V}$ and VINx = 5.0 V, or $V_{ISO_Sx} = 5.0 \text{ V}$ and VINx = 6.0 V




Figure 18. VINx Quiescent Current vs. Ambient Temperature, LDO Mode




Figure 19. Termination Voltage vs. Ambient Temperature




Figure 20. Fast Charge CC Mode Current vs. Ambient Temperature




Figure 21. VINx Overvoltage Threshold vs. Ambient Temperature




Figure 22. Input Current Limit vs. Ambient Temperature

TYPICAL WAVEFORMS




Figure 23. Charging Startup, $V_{VINx} = 5.0 V$, ILIM[3:0] = 0110 (Binary) = 500 mA, ICHG[4:0] = 01110 (Binary) = 750 mA




Figure 24. Load Transient, I_{ISO_Sx} Load = 300 mA to 1500 mA to 300 mA




Figure 25. Input Current-Limit Transition from 100 mA to 900 mA, $ISO_Sx Load = 66 \Omega$, Charging = 750 mA




Figure 26. USB VBUS Disconnect




Figure 27. Load Transient, I_{ISO_Sx} Load = 300 mA to 1500 mA to 300 mA, $EN_CHG = High$, ILIM[3:0] = 0110 (Binary) = 500 mA




Figure 28. Battery Detection Waveform, VSYSTEM[2:0] = 000 (Binary) = 4.3 V, No Battery

THEORY OF OPERATION

SUMMARY OF OPERATION MODES

Table 7. Summary of the ADP5062 Operation Modes

	VINx	_	Trickle	LDO FET	Battery	System Voltage	
Mode Name	Condition	Battery Condition	Charge	State	Isolation FET	ISO_Sx	Additional Conditions ¹
IC Off, Standby	0 V	Any battery condition	Off	Off	On/Off	Battery voltage or 0 V	Disable IC1
IC Off, Suspend	5 V	Any battery condition	Off	Off	On	Battery voltage	Disable IC1
LDO Mode Off, Isolation FET On	5 V	Any battery condition	Off	Off	On	Battery voltage	Disable LDO and enable isolation FET
LDO Mode Off, Isolation FET Off (System Off)	5 V	Any battery condition	Off	Off	Off	0 V	Enable battery charging
LDO Mode, Charger Off	5 V	Any battery condition	Off	LDO	Off	5.0 V	Enable battery charging
Trickle Charge Mode	5 V	Battery < V _{TRK_DEAD}	On	LDO	Off	5.0 V	Enable battery charging
Weak Charge Mode	5 V	$V_{TRK_DEAD} \le battery < V_{WEAK}$	On	CHG	CHG	3.8 V	Enable battery charging
Fast Charge Mode	5 V	Battery ≥ V _{WEAK}	Off	CHG	CHG	3.8 V (minimum)	Enable battery charging
Charge Mode, No Battery	5 V	Open	Off	LDO	Off	5.0 V	Enable battery charging
Charge Mode, Battery (ISO_Bx) Shorted	5 V	Shorted	On	LDO	Off	5.0 V	Enable battery charging

¹ See Table 8 for details.

Table 8. Operation Mode Controls

Pin Configuration	DIG_IOx	Equivalent I ² C Address, Data Bit(s)	Description			
Enable Battery Charging	DIG_IO3	0x07, D0	Low = all charging modes disabled (fast, weak, trickle).			kle).
			High = all char	ging modes enabled	(fast, weak, tric	kle).
Disable IC1	DIG_IO2	0x07, D6		VINx ¹ Supply		
			Disable IC1	Connected	LDO_FET	ISO_FET
			Low	No	Off	On
				Yes	CHG	CHG
			High	No ²	Off	On
				Yes	Off	On
Disable LDO and Enable Isolation FET		0x07, D3, D0	Low = LDO en	enabled.		
			High = LDO disabled. In addition, when EN_CHG = low, th battery isolation FET is on; when EN_CHG = high, the batter isolation FET is off.			•

 $^{^1}$ When disable IC1 mode is active, the VINx supply must always be connected and the supply voltage level must fulfill the following condition: $V_{SO_Bx} < VINx < 5.5 \text{ V}$. 2 When disable IC1 mode is active, the back gate of the LDO FET is not controlled. If the VINx pins are not connected to any voltage supply, the body diode of the LDO FET can become forward biased and the voltage at VINx is $V_{ISO_Bx} - V_F$ (V_F is the forward voltage of the LDO FET body diode).

INTRODUCTION

The ADP5062 is a fully-programmable I²C charger for single cell lithium-ion or lithium-polymer batteries suitable for a wide range of portable applications.

The linear charger architecture enables up to 2.1 A output current at 4.3 V to 5.0 V (I²C programmable) on the system power supply, and up to 1.3 A charge current into the battery from a dedicated charger.

The ADP5062 operates from an input voltage of 4 V up to 6.7 V but is tolerant of voltages of up to 20 V. The 20 V voltage tolerance alleviates the concerns of the USB bus spiking during disconnection or connection scenarios.

The ADP5062 features an internal FET between the linear charger output and the battery. This feature permits battery isolation and, hence, system powering under a dead battery or no battery scenario, which allows for immediate system function upon connection to a USB power supply.

The ADP5062 is fully compliant with USB 3.0 and the USB Battery Charging Specification 1.2. The ADP5062 is chargeable via the mini USB VBUS pin from a wall charger, car charger, or USB host port. Based on the type of USB source, which is detected

by an external USB detection device, the ADP5062 can be set to apply the correct current limit for optimal charging and USB compliance. The USB charger permits correct operation under all USB compliant sources such as wall chargers, host chargers, hub chargers, and standard host and hubs.

A processor can control the USB charger using the $\rm I^2C$ to program the charging current and numerous other parameters, including

- Trickle charge current level
- Trickle charge voltage threshold
- Weak charge (constant current) current level
- Fast charge (constant current) current level
- Fast charge (constant voltage) voltage level at 1% accuracy
- Fast charge safety timer period
- Watchdog safety timer parameters
- Weak battery threshold detection
- Charge complete threshold
- Recharge threshold
- Charge enable/disable
- Battery pack temperature detection and automatic charger shutdown




Figure 29. Block Diagram

The ADP5062 includes a number of significant features to optimize charging and functionality including

- Thermal regulation for maximum performance.
- USB host current limit.
- Termination voltage accuracy: ±1%.
- Battery thermistor input with automatic charger shutdown in the event that the battery temperature exceeds limits (compliant with the JEITA Li-Ion battery charging temperature specification).
- Three external pins (DIG_IO1, DIG_IO2, and DIG_IO3)
 that directly control a number of parameters. These pins
 are factory programmable for maximum flexibility. They
 can be factory programmed for functions such as
 - Enable/disable charging.
 - Control of 100 mA or 500 mA input current limit.
 - Control of 1500 mA input current limit.
 - Control of the battery charge current.
 - Interrupt output pin.

See the Digital Input and Output Options section for details.

CHARGER MODES

Input Current Limit

The VINx input current limit is controlled via the internal I²C ILIM bits. The input current limit can also be controlled via the DIG_IO1 pin (if factory programmed to do so) as outlined in Table 9. Any change in the I²C default from 100 mA takes precedence over the pin setting.

Table 9. DIG_IO1 Operation

DIG_IO1	Function
0	100 mA input current limit or I ² C programmed value
1	500 mA input current limit or I ² C programmed value (or reprogrammed I ² C value from 100 mA default)

USB Compatibility

The ADP5062 features an I²C-programmable input current limit to ensure compatibility with the requirements listed in Table 10. The current limit defaults to 100 mA to allow compatibility with a USB host or hub that is not configured.

The I²C register default is 100 mA. An I²C write command to the ILIM register overrides the DIG_IOx pins and the I²C register default value can be reprogrammed for alternative requirements.

When the input current-limit feature is used, the available input current may be too low for the charger to meet the programmed charging current, I_{CHG} , thereby reducing the rate of charge and setting the VIN_ILIM flag.

When connecting voltage to VINx without the proper voltage level on the battery side, the high voltage blocking mechanism is in a state wherein it draws only the current of <1 mA until $V_{\rm IN}$ reaches the VIN_OK level.

The ADP5062 charger provides support for the following connections through the single connector VINx pin, as shown in Table 10.

Table 10. Input Current Compatibility with Standard USB Limits

Mode	Standard USB Limit	ADP5062 Function
USB (China Only)	100 mA limit for standard USB host or hub	100 mA input current limit or I ² C programmed value
	300 mA limit for Chinese USB specification	300 mA input current limit or I ² C programmed value
USB 2.0	100 mA limit for standard USB host or hub	100 mA input current limit or I ² C programmed value
	500 mA limit for standard USB host or hub	500 mA input current limit or I ² C programmed value
USB 3.0	150 mA limit for superspeed USB 3.0 host or hub	150 mA input current limit or I ² C programmed value
	900 mA limit for superspeed, high speed USB host or hub charger	900 mA input current limit or I ² C programmed value
Dedicated Charger	1500 mA limit for dedicated charger or low/full speed USB host or hub charger	1500 mA input current limit or I ² C programmed value

Trickle Charge Mode

A deeply discharged Li-Ion cell can exhibit a very low cell voltage making it unsafe to charge the cell at high current rates. The ADP5062 charger uses a trickle charge mode to reset the battery pack protection circuit and lift the cell voltage to a safe level for fast charging. A cell with a voltage below $V_{\text{TRK_DEAD}}$ is charged with the trickle mode current, $I_{\text{TRK_DEAD}}$. During trickle charging mode, the CHARGER_STATUS bits are set.

During trickle charging, the ISO_Sx node is regulated to $V_{\text{ISO_STRK}}$ by the LDO and the battery isolation FET is off, which means that the battery is isolated from the system power supply.

Trickle Charge Mode Timer

The duration of trickle charge mode is monitored to ensure that the battery is revived from its deeply discharged state. If trickle charge mode runs for longer than 60 minutes without the cell voltage reaching V_{TRK_DEAD} , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER_STATUS bits, allowing the user to initiate the fault recovery procedure specified in the Fault Recovery section.

Weak Charge Mode (Constant Current)

When the battery voltage exceeds $V_{\text{TRK_DEAD}}$ but is less than V_{WEAK} , the charger switches to intermediate charge mode.

During the weak charge mode, the battery voltage is too low to allow the full system to power-up. Because of the low battery level, the USB transceiver cannot be powered and, therefore, cannot enumerate for more current from a USB host. Consequently, the USB limit remains at 100 mA.

The system microcontroller may or may not be powered by the charger output voltage (V_{ISO_SFC}), depending upon the amount of current that the microcontroller and/or the system architecture requires. When the ISO_Sx pins power the microcontroller, the battery charge current (I_{CHG_WEAK}) cannot be increased above 20 mA to ensure microcontroller operation (if doing so), nor can I_{CHG_WEAK} be increased above the 100 mA USB limit. Therefore, set the battery charging current as follows:

- Set the default 20 mA via the linear trickle charger branch (to ensure that the microprocessor remains alive if powered by the main charger output, ISO_Sx). Any residual current on the main charger output, ISO_Sx, is used to charge the battery.
- During weak current mode, other features may prevent the
 weak charging current from reaching its full programmed
 value. Isothermal charging mode or input current limiting for
 USB compatibility can affect the programmed weak charging
 current value under certain operating conditions. During
 weak charging, the ISO_Sx node is regulated to V_{ISO_SFC} by
 the battery isolation FET.

Fast Charge Mode (Constant Current)

When the battery voltage exceeds V_{TRK_DEAD} and V_{WEAK} , the charger switches to fast charge mode, charging the battery with the constant current, I_{CHG} . During fast charge mode (constant current), the CHARGER_STATUS bits are set to 010.

During constant current mode, other features may prevent the current, I_{CHG} , from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility can affect the value of I_{CHG} under certain operating conditions. The voltage on ISO_Sx is regulated to stay at $V_{\text{ISO_SFC}}$ by the battery isolation FET when $V_{\text{ISO_Bx}} < V_{\text{ISO_SFC}}$.

Fast Charge Mode (Constant Voltage)

As the battery charges, its voltage rises and approaches the termination voltage, V_{TRM} . The ADP5062 charger monitors the voltage on the BAT_SNS pin to determine when charging should end. However, the internal ESR of the battery pack combined with the printed circuit board (PCB) and other parasitic series resistances creates a voltage drop between the sense point at the BAT_SNS pin and the cell terminal. To compensate for this and to ensure a fully charged cell, the ADP5062 enters a constant voltage charging mode when the termination voltage is detected on the BAT_SNS pin. The ADP5062 reduces charge current gradually as the cell continues to charge, maintaining a voltage of V_{TRM} on the BAT_SNS pin. During fast charge mode (constant voltage), the CHARGER_STATUS[2:0] bits are set to 011.

Fast Charge Mode Timer

The duration of fast charge mode is monitored to ensure that the battery is charging correctly. If the fast charge mode runs for longer than t_{CHG} without the voltage at the BAT_SNS pin reaching V_{TRM} , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER_STATUS[2:0] bits, allowing the user to initiate the fault recovery procedure as specified in the Fault Recovery section.

If the fast charge mode runs for longer than t_{CHG} , and V_{TRM} has been reached on the BAT_SNS pin but the charge current has not yet fallen below I_{END} , charging stops. No fault condition is asserted in this circumstance and charging resumes as normal if the recharge threshold is breached.

Watchdog Timer

The ADP5062 charger features a programmable watchdog timer function to ensure charging is under the control of the processor. The watchdog timer starts running when the ADP5062 charger determines that the processor should be operational, that is, when the processor sets the RESET_WD bit for the first time or when the battery voltage is greater than the weak battery threshold, V_{WEAK} . When the watchdog timer has been triggered, it must be reset regularly within the watchdog timer period, t_{WD} .

While in charger mode, if the watchdog timer expires without being reset, the ADP5062 charger assumes that there is a software problem and triggers the safety timer, t_{SAFE}. For more information see the Safety Timer section.

Safety Timer

While in charger mode, if the watchdog timer expires, the ADP5062 charger initiates the safety timer, t_{SAFE} (see the Watchdog Timer section). If the processor has programmed charging parameters by the time the charger initiates the safety timer, the I_{LIM} is set to the default value. Charging continues for a period of t_{SAFE} , and then the charger switches off and sets the CHARGER_STATUS [2:0] bits.

Charge Complete

The ADP5062 charger monitors the charging current while in constant voltage fast charge mode. If the current falls below I_{END} and remains below I_{END} for t_{END} , charging stops and the CHDONE flag is set. If the charging current falls below I_{END} for less than t_{END} and then rises above I_{END} again, the t_{END} timer resets.

Recharge

After the detection of charge complete, and the cessation of charging, the ADP5062 charger monitors the BAT_SNS pin as the battery discharges through normal use. If the BAT_SNS pin voltage falls to V_{RCH} , the charger reactivates charging. Under most circumstances, triggering the recharge threshold results in the charger starting directly into fast charge constant voltage mode.

The recharge function can be disabled in the I²C, but a status bit (Register Address 0x0C, Bit 3) informs the system that a recharge cycle is required.

IC Enable/Disable

The ADP5062 IC can be disabled by the DIG_IO2 digital input pin (if factory programmed to do so) or by the I^2C registers. All internal control circuits are disabled when the IC is disabled. Disabling the IC1 option can also control the states of the LDO FET and the battery isolation FET.

It is critical to note that during the disable IC1 mode, a high voltage at VINx passes to the internal supply voltage because all of the internal control circuits are disabled. The VINx supply voltage must fulfill the following condition:

 $V_{ISO\ Bx} < VINx < 5.5 \text{ V}$

Battery Charging Enable/Disable

The ADP5062 charging function can be disabled by setting the I^2C EN_CHG bit to low. The LDO to the system still operates under this circumstance and can be set in I^2C to the default or I^2C programmed system voltage from 4.3 V to 5.0 V (see Table 26 for details).

The ADP5062 charging function can also be controlled via one of the external DIG_IOx pins (if factory programmed to do so). Any change in the I²C EN_CHG bit takes precedence over the pin setting.

Battery Voltage Limit to Prevent Charging

The battery monitor of the ADP5062 charger can be configured to monitor battery voltage and prevent charging when the battery voltage is higher than $V_{\text{CHG_VLIM}}$ (typically 3.7 V) during charging start-up (enabled by EN_CHG or DIG_IO3). This function can prevent unnecessary charging of a half discharged battery and, as such, can extend the lifetime of the Li-Ion battery cell. Charging starts automatically when the battery voltage drops below $V_{\text{CHG_VLIM}}$ and continues through full charge cycle until the battery voltage reaches V_{TRM} (typically 4.2 V).

By default, the charging voltage limit is disabled and it can be enabled from I²C Register Address 0x08, Bit 5 (EN_CHG_VLIM).

SYS_EN Output

The ADP5062 features a SYS_EN open-drain FET to enable the system until the battery is at the minimum required level for guaranteed system start-up. When there are minimum battery voltage and/or minimum battery charge level requirements, the operation of SYS_EN can be set by I²C programming. The SYS_EN operation can be factory programmed to four different operating conditions as described in Table 11.

Table 11. SYS_EN Mode Descriptions

SYS_EN Mode	
Selection	Description
00	SYS_EN is activated when LDO is active and system voltage is available.
01	SYS_EN is activated by the ISO_Bx voltage, the battery charging mode.
10	SYS_EN is activated and the isolation FET is disabled when the battery drops below V_{WEAK} .
	This option is active when VINx = 0 V and the battery monitor is activated from Register 0x07, Bit 5 (EN_BMON).
11	SYS_EN is active in LDO mode when the charger is disabled.
	SYS_EN is active in charging mode when $V_{ISO_Bx} \ge$
	V _{WEAK} .

Indicator LED Output (ILED)

The ILED is an open-drain output for an indicator LED connection. Optionally, the ILED output can be used as a status output for a microcontroller. Indicator LED modes are listed in Table 12.

Table 12. Indicator LED Operation Modes

ADP5062 Mode	ILED Mode	On/Off Time		
IC Off	Off			
LDO Mode Off	Off			
LDO Mode On	Off			
Charge Mode	Continuously on			
Timer Error (t _{TRK} , t _{CHG} , t _{SAFE})	Blinking	167 ms/833 ms		
Overtemperature (T _{SD})	Blinking	1 sec/1 sec		

THERMAL MANAGEMENT

Isothermal Charging

The ADP5062 includes a thermal feedback loop that limits the charge current when the die temperature exceeds $T_{\rm LIM}$ (typically 115°C). As the on-chip power dissipation and die temperature increase, the charge current is automatically reduced to maintain the die temperature within the recommended range. As the die temperature decreases due to lower on-chip power dissipation or ambient temperature, the charge current returns to the programmed level. During isothermal charging, the THERM_LIM I²C flag is set to high.

This thermal feedback control loop allows the user to set the programmed charge current based on typical rather than worst case conditions.

The ADP5062 does not include a thermal feedback loop to limit ISO_Sx load current in LDO mode. If the power dissipated on chip during LDO mode causes the die temperature to exceed 130°C, an interrupt is generated. If the die temperature continues to rise beyond 140°C, the device enters thermal shutdown.

Thermal Shutdown and Thermal Early Warning

The ADP5062 charger features a thermal shutdown threshold detector. If the die temperature exceeds T_{SD} , the ADP5062 charger is disabled, and the TSD 140°C bit is set. The ADP5062 charger can be reenabled when the die temperature drops below the T_{SD} falling limit and the TSD 140°C bit is reset. To reset the TSD 140°C bit, write to the I²C fault register, Register Address 0x0D (Bit 0) or cycle the power.

Before the die temperature reaches T_{SD} , the early warning bit is set if T_{SDL} is exceeded. This allows the system to accommodate power consumption before thermal shutdown occurs.

Fault Recovery

Before performing the following operation, it is important to ensure that the cause of the fault has been rectified.

To recover from a charger fault (when CHARGER_STATUS[2:0] = 110), cycle power on VINx or write high to reset the I^2C fault bits in the fault register (Register Address 0x0D).

BATTERY ISOLATION FET

The ADP5062 charger features an integrated battery isolation FET for power path control. The battery isolation FET isolates a deeply discharged Li-Ion cell from the system power supply in both trickle and fast charge modes, thereby allowing the system to be powered at all times.

When VINx is below $V_{\text{VIN_OK_RISE}}$, the battery isolation FET is in full conducting mode.

The battery isolation FET is off during trickle charge mode. When the battery voltage exceeds $V_{\text{TRK_DEAD}}$, the battery isolation FET switches to the system voltage regulation mode. During system voltage regulation mode, the battery isolation FET maintains the $V_{\text{ISO_SFC}}$ voltage on the ISO_Sx pins. When the battery voltage exceeds $V_{\text{ISO_SFC}}$, the battery isolation FET is in full conducting mode.

The battery isolation FET supplements the battery to support high current functions on the system power supply. When the voltage on ISO_Sx drops below $V_{\rm ISO_Bx}$, the battery isolation FET enters into full conducting mode. When voltage on ISO_Sx rises above $V_{\rm ISO_Bx}$, the isolation FET enters regulating mode or full conduction mode, depending on the Li-Ion cell voltage and the linear charger mode.

BATTERY DETECTION

Battery Voltage Level Detection

The ADP5062 charger features a battery detection mechanism to detect an absent battery. The charger actively sinks and sources current into the ISO_Bx node, and voltage vs. time is detected. The sink phase is used to detect a charged battery, whereas the source phase is used to detect a discharged battery.

The sink phase (see Figure 30) sinks I_{SINK} current from the ISO_Bx pins for a time period, t_{BATOK} . If ISO_Bx is below V_{BATL} when the t_{BATOK} timer expires, the charger assumes no battery is present and starts the source phase. If the ISO_Bx pin exceeds the V_{BATL} voltage when the t_{BATOK} timer expires, the charger assumes the battery is present and begins a new charge cycle.

The source phase sources I_{SOURCE} current to the ISO_Bx pins for a time period, t_{BATOK} . If If ISO_Bx exceeds V_{BATH} before the t_{BATOK} timer expires, the charger assumes that no battery is present. If the ISO_Bx pin does not exceed the V_{BATH} voltage when the t_{BATOK} timer expires, the charger assumes that a battery is present and begins a new charge cycle.





Figure 30. Sink Phase



Battery (ISO_Bx) Short Detection

A battery short occurs under a damaged battery condition or when the battery protection circuitry is enabled.

On commencing trickle charging, the ADP5062 charger monitors the battery voltage. If this battery voltage does not exceed $V_{\text{BAT_SHR}}$ within the specified timeout period, $t_{\text{BAT_SHR}}$, a fault is declared and the charger is stopped by turning the battery isolation FET off, but the system voltage is maintained at V_{ISO} STRK by the linear regulator.

After source phase, if the ISO_Bx or BAT_SNS level remains below V_{BATH} , either the battery voltage is low or the battery node is shorted. Because the battery voltage is low, trickle charging mode is initiated (see Figure 31). If the BAT_SNS level remains below $V_{\text{BAT_SHR}}$ after $t_{\text{BAT_SHR}}$ has elapsed, the ADP5062 assumes that the battery node is shorted.

The trickle charge branch is active during the battery short scenario, and trickle charge current to the battery is maintained until the 60-minute trickle charge mode timer expires.

BATTERY PACK TEMPERATURE SENSING Battery Thermistor Input

The ADP5062 charger features battery pack temperature sensing that precludes charging when the battery pack temperature is outside the specified range. The THR pin provides an on and off switching current source that should be connected directly to the battery pack thermistor terminal. The activation interval of the THR current source is 167 ms.

The battery pack temperature sensing can be controlled by I^2C , using the conditions shown in Table 13. Note that the I^2C register default setting for EN_THR (Register Address 0x07) is 0 = temperature sensing off.

Table 13. THR Input Function

Conditions		
VINx	V _{ISO_Bx}	THR Function
Open or $V_{IN} = 0 \text{ V to } 4.0 \text{ V}$	<2.5 V	Off
Open or $V_{IN} = 0 V$ to $4.0 V$	>2.5 V	Off, controlled by I ² C
4.0 V to 6.7 V	Don't care	Always on

If the battery pack thermistor is not connected directly to the THR pin, a 10 k Ω (tolerance ±20%) dummy resistor must be connected between the THR input and GND. Leaving the THR pin open results in a false detection of the battery temperature being <0°C and charging is disabled.

The ADP5062 charger monitors the voltage in the THR pin and suspends charging when the current is outside the range of less than 0°C or greater than 60°C.

The ADP5062 charger is designed for use with an NTC thermistor in the battery pack with a nominal room temperature value of either 10 k Ω at 25°C or 100 k Ω at 25°C, which is selected by factory programming.

The ADP5062 charger is designed for use with an NTC thermistor in the battery pack with a temperature coefficient curve (beta). Factory programming supports eight beta values covering a range from 3150 to 4400 (see Table 43).

JEITA Li-Ion Battery Temperature Charging Specification

The ADP5062 is compliant with the JEITA1 and JEITA2 Li-Ion battery charging temperature specifications as outlined in Table 14 and Table 16, respectively.

JEITA function can be enabled via the I²C interface and, optionally, the JEITA1 or JEITA2 function can be selected in I²C.

Alternatively, the JEITA1 or JEITA2 can be set as enabled to default by factory programming.

When the ADP5062 identifies a hot or cold battery condition, the ADP5062 takes the following actions:

- Stops charging the battery.
- Connects or enables the battery isolation FET such that the ADP5062 continues in LDO mode.

Table 14. JEITA1 Specifications

Parameter	Symbol	Conditions	Min	Max	Unit
JEITA1 Cold Temperature Limits	I _{JEITA_COLD}	No battery charging occurs.		0	°C
JEITA1 Cool Temperature Limits	I _{JEITA_COOL}	Battery charging occurs at approximately 50% of the programmed level. See Table 15 for specific charging current reduction levels.	0	10	°C
JEITA1 Typical Temperature Limits	I _{JEITA_TYP}	Normal battery charging occurs at the default/programmed levels.	10	45	°C
JEITA1 Warm Temperature Limits	IJEITA_WARM	Battery termination voltage (V_{TRM}) is reduced by 100 mV from the programmed value.	45	60	°C
JEITA1 Hot Temperature Limits	I _{JEITA_HOT}	No battery charging occurs.	60		°C

Table 15. JEITA1 Reduced Charge Current Levels, Battery Cool Temperature

ICHG[4:0] (Default)	ICHG JEITA1	ICHG[4:0] (Default)	ICHG JEITA1
00000 = 50 mA	50 mA	01100 = 650 mA	300 mA
00001 = 100 mA	50 mA	01101 = 700 mA	350 mA
00010 = 150 mA	50 mA	01110 = 750 mA	350 mA
00011 = 200 mA	100 mA	01111 = 800 mA	400 mA
00100 = 250 mA	100 mA	10000 = 850 mA	400 mA
00101 = 300 mA	150 mA	10001 = 900 mA	450 mA
00110 = 350 mA	150 mA	10010 = 950 mA	450 mA
00111 = 400 mA	200 mA	10011 = 1000 mA	500 mA
01000 = 450 mA	200 mA	10100 = 1050 mA	500 mA
01001 = 500 mA	250 mA	10101 = 1100 mA	550 mA
01010 = 550 mA	250 mA	10110 = 1200 mA	600 mA
01011 = 600 mA	300 mA	10111 = 1300 mA	650 mA

Table 16. JEITA2 Specifications

Parameter	Symbol	Conditions	Min	Max	Unit		
JEITA2 Cold Temperature Limits	I _{JEITA_COLD}	No battery charging occurs.		0	°C		
JEITA2 Cool Temperature Limits	IJEITA_COOL	Battery termination voltage (V _{TRM}) is reduced by 100 mV from the programmed value.	0	10	°C		
JEITA2 Typical Temperature Limits	I _{JEITA_TYP}	Normal battery charging occurs at the default/programmed levels.	10	45	°C		
JEITA2 Warm Temperature Limits	I _{JEITA_WARM}	Battery termination voltage (V _{TRM}) is reduced by 100 mV from the programmed value.	45	60	°C		
JEITA2 Hot Temperature Limits	I _{JEITA_HOT}	No battery charging occurs.	60		°C		




Figure 32. Simplified Battery and VINx Connect Flowchart