



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FEATURES

- 4 mm × 4 mm LFCSP package**
- Fully programmable via I<sup>2</sup>C**
- Flexible digital control inputs**
- Up to 2.1 A current from an ac charger in LDO mode**
- Operating input voltage from 4.0 V to 6.7 V**
- Tolerant input voltage from –0.5 V to +20 V (USB VBUS)**
- Fully compatible with USB 3.0 and USB Battery Charging Specification 1.2**
- Built-in current sensing and limiting**
- As low as 54 mΩ battery isolation FET between battery and charger output**
- Thermal regulation prevents overheating**
- Compliant with JEITA 1 and JEITA 2 Li-Ion battery charging temperature specifications**
- SYS\_EN flag permits the system to be disabled until battery is at the minimum required level for guaranteed system start-up**

## APPLICATIONS

- Digital still cameras**
- Digital video cameras**
- Single cell Li-Ion portable equipment**
- PDA's, audio, and GPS devices**
- Portable medical devices**
- Mobile phones**

## GENERAL DESCRIPTION

The **ADP5062** charger is fully compliant with USB 3.0 and the USB Battery Charging Specification 1.2 and enables charging via the mini USB VBUS pin from a wall charger, car charger, or USB host port.

The **ADP5062** operates from a 4 V to 6.7 V input voltage range but is tolerant of voltages up to 20 V thereby alleviating concerns about USB bus spikes during disconnect or connect scenarios.

The **ADP5062** features an internal FET between the linear charger output and the battery. This permits battery isolation and, hence, system powering under a dead battery or no battery scenario, which allows for immediate system function on connection to a USB power supply.

Based on the type of USB source, which is detected by an external USB detection chip, the **ADP5062** can be set to apply the correct current limit for optimal charging and USB compliance.

The **ADP5062** has three factory-programmable digital input/output pins that provide maximum flexibility for different systems. These digital input/output pins permit combinations of features such as, input current limits, charging enable and disable, charging current limits, and a dedicated interrupt output pin.

## TYPICAL APPLICATION CIRCUIT




Figure 1.

### Rev. B

### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# ADP5062\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADP5062 Evaluation Board

## DOCUMENTATION

### Data Sheet

- ADP5062: Linear Li-Ion Battery Charger with Power Path and USB Compatibility in LFCSP Data Sheet

### User Guides

- UG-500: Evaluating the ADP5062 Linear Li-Ion Battery Charger with Power Path and USB Compatibility in LFCSP

## DESIGN RESOURCES

- ADP5062 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADP5062 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

---

## TABLE OF CONTENTS

|   |    |  |    |
|---|----|--|----|
| Features .....  | 1  | Battery Isolation FET .....                        | 21 |
| Applications .....  | 1  | Battery Detection .....                            | 21 |
| General Description .....   | 1  | Battery Pack Temperature Sensing .....             | 22 |
| Typical Application Circuit .....                                 | 1  | I <sup>2</sup> C Interface .....                   | 26 |
| Revision History .....  | 2  | I <sup>2</sup> C Register Map .....                | 27 |
| Specifications .....  | 3  | Register Bit Descriptions .....                    | 28 |
| Recommended Input and Output Capacitances .....                   | 6  | Applications Information .....                     | 36 |
| I <sup>2</sup> C-Compatible Interface Timing Specifications ..... | 6  | External Components .....                          | 36 |
| Absolute Maximum Ratings .....                                    | 8  | PCB Layout Guidelines .....                        | 38 |
| Thermal Resistance .....  | 8  | Power Dissipation and Thermal Considerations ..... | 39 |
| ESD Caution .....   | 8  | Charger Power Dissipation .....                    | 39 |
| Pin Configuration and Function Descriptions .....                 | 9  | Junction Temperature .....                         | 39 |
| Typical Performance Characteristics .....                         | 10 | Factory-Programmable Options .....                 | 40 |
| Temperature Characteristics .....                                 | 12 | Charger Options .....                              | 40 |
| Typical Waveforms .....   | 14 | I <sup>2</sup> C Register Defaults .....           | 41 |
| Theory of Operation .....   | 15 | Digital Input and Output Options .....             | 41 |
| Summary of Operation Modes .....                                  | 15 | Packaging and Ordering Information .....           | 43 |
| Introduction .....  | 16 | Outline Dimensions .....                           | 43 |
| Charger Modes .....   | 18 | Ordering Guide .....                               | 43 |
| Thermal Management .....  | 21 |  |    |

## REVISION HISTORY

### 10/13—Rev. A to Rev. B

|   |    |
|---|----|
| Changes to Table 19 .....                             | 28 |
| Changes to Table 26 .....                             | 32 |
| Changes to Charger Options Section and Table 41 ..... | 40 |
| Changes to Ordering Guide .....                       | 43 |

### 4/13—Rev. 0 to Rev. A

|                           |   |
|---------------------------|---|
| Changes to Figure 3 ..... | 9 |
|---------------------------|---|

### 9/12—Revision 0: Initial Version

## SPECIFICATIONS

$-40^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$ ,  $V_{\text{VINx}} = 5.0\text{ V}$ ,  $R_{\text{HOT\_RISE}} < R_{\text{THR}} < R_{\text{COLD\_FALL}}$ ,  $V_{\text{BAT\_SNS}} = 3.6\text{ V}$ ,  $V_{\text{ISO\_Bx}} = V_{\text{BAT\_SNS}}$ ,  $C_{\text{VIN}} = 10\text{ }\mu\text{F}$ ,  $C_{\text{ISO\_S}} = 22\text{ }\mu\text{F}$ ,  $C_{\text{ISO\_B}} = 22\text{ }\mu\text{F}$ ,  $C_{\text{CBP}} = 10\text{ nF}$ , all registers at default values, unless otherwise noted.

Table 1.

| Parameter   | Symbol                        | Min   | Typ                                     | Max                | Unit          | Test Conditions/Comments  |
|---|-------------------------------|-------|---|--------------------|---------------|---|
| <b>GENERAL PARAMETERS</b>                         |                               |       |   |                    |               |   |
| Undervoltage Lockout                              | $V_{\text{UVLO}}$             | 2.25  | 2.35                                    | 2.5                | V             | Falling threshold, higher of $V_{\text{VINx}}$ and $V_{\text{BAT\_SNS}}$ <sup>1</sup>   |
| Hysteresis  |                               | 50    | 100                                     | 150                | mV            | Hysteresis, higher of $V_{\text{VINx}}$ and $V_{\text{BAT\_SNS}}$ rising <sup>1</sup>   |
| Total Input Current                               | $I_{\text{LIM}}$              | 74    | 92                                      | 100                | mA            | Nominal USB initialized current level <sup>2</sup>  |
|   |                               |       |   | 150                | mA            | USB super speed   |
|   |                               |       |   | 300                | mA            | USB enumerated current level (specification for China)  |
|   |                               |       |   | 425                | mA            | USB enumerated current level  |
|   |                               |       |   | 470                | mA            | Dedicated charger input   |
| VINx Current Consumption                          | $I_{\text{QVIN}}$             |       | 2                                       | 500                | mA            | Dedicated wall charger  |
|   |                               |       |   | 900                | mA            | Charging or LDO mode  |
|   |                               |       |   | 1500               | mA            | Charging or LDO mode  |
| Battery Current Consumption                       | $I_{\text{QVIN\_DIS}}$        |       | 280                                     | 450                | $\mu\text{A}$ | $\text{DIS\_IC1} = \text{high}$ , $V_{\text{ISO\_Bx}} < V_{\text{INx}} < 5.5\text{ V}$  |
|   |                               |       |   | $I_{\text{QBATT}}$ | 20            | $\mu\text{A}$   |
|   |                               |       |   | 5                  | $\mu\text{A}$ | Standby, includes ISO_Sx pin leakage, $V_{\text{INx}} = 0\text{ V}$ , $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$  |
|   |                               |       | 0.5                                     | 0.9                | mA            | Standby, battery monitor active   |
| <b>CHARGER</b>                                    |                               |       |   |                    |               |   |
| Fast Charge Current CC Mode                       | $I_{\text{CHG}}$              | 700   | 750                                     | 790                | mA            | $V_{\text{ISO\_Bx}} = 3.9\text{ V}$ ; fast charge current accuracy is guaranteed at temperatures from $T_J = -40^{\circ}\text{C}$ to the isothermal regulation limit (typically $T_J = +115^{\circ}\text{C}$ ) <sup>2,3</sup> |
| Fast Charge Current Accuracy                      |                               | -8    |   | +7                 | %             | $I_{\text{CHG}} = 400\text{ mA}$ to $1300\text{ mA}$  |
|   |                               |       |   | -33                | mA            | $I_{\text{CHG}} = 250\text{ mA}$ to $350\text{ mA}$   |
|   |                               |       |   | -45                | mA            | $I_{\text{CHG}} = 50\text{ mA}$ to $200\text{ mA}$  |
| Trickle Charge Current <sup>2</sup>               | $I_{\text{TRK\_DEAD}}$        | 16    | 20                                      | 25                 | mA            |   |
| Weak Charge Current <sup>2,3</sup>                | $I_{\text{CHG\_WEAK}}$        |       | $I_{\text{TRK\_DEAD}} + I_{\text{CHG}}$ |                    | mA            |   |
| Trickle to Weak Charge Threshold                  |                               |       |   |                    |               |   |
| Dead Battery                                      | $V_{\text{TRK\_DEAD}}$        | 2.4   | 2.5                                     | 2.6                | V             | $V_{\text{TRK\_DEAD}} < V_{\text{BAT\_SNS}} < V_{\text{WEAK}}$ <sup>2,4</sup>   |
| Hysteresis  | $\Delta V_{\text{TRK\_DEAD}}$ |       | 100                                     |                    | mV            | On $\text{BAT\_SNS}$ <sup>2</sup>   |
| Weak Battery Threshold                            |                               |       |   |                    |               |   |
| Weak to Fast Charge Threshold                     | $V_{\text{WEAK}}$             | 2.89  | 3.0                                     | 3.11               | V             | On $\text{BAT\_SNS}$ <sup>2,4</sup>   |
|   | $\Delta V_{\text{WEAK}}$      |       | 100                                     |                    | mV            |   |
| Battery Termination Voltage                       | $V_{\text{TRM}}$              |       | 4.200                                   |                    | V             |   |
| Termination Voltage Accuracy                      |                               | -0.25 |   | +0.25              | %             | On $\text{BAT\_SNS}$ , $T_J = 25^{\circ}\text{C}$ , $I_{\text{END}} = 52.5\text{ mA}$ <sup>2</sup>  |
|   |                               | -1.04 |   | +0.89              | %             | $T_J = 0^{\circ}\text{C}$ to $115^{\circ}\text{C}$ <sup>2</sup>   |
|   |                               | -1.16 |   | +1.20              | %             | $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$   |
| Battery Overvoltage Threshold                     | $V_{\text{BATOv}}$            |       | $V_{\text{IN}} - 0.075$                 |                    | V             | Relative to VINx voltage, $\text{BAT\_SNS}$ rising  |
| Charge Complete Current                           | $I_{\text{END}}$              | 15    | 52.5                                    | 98                 | mA            | $V_{\text{BAT\_SNS}} = V_{\text{TRM}}$  |
| Charging Complete Current Threshold Accuracy      |                               | 17    |   | 83                 | mA            | $I_{\text{END}} = 52.5\text{ mA}$ , $T_J = 0^{\circ}\text{C}$ to $115^{\circ}\text{C}$ <sup>2</sup>   |
|   |                               | 59    |   | 123                | mA            | $I_{\text{END}} = 92.5\text{ mA}$ , $T_J = 0^{\circ}\text{C}$ to $115^{\circ}\text{C}$  |
| Recharge Voltage Differential                     | $V_{\text{RCH}}$              | 160   | 260                                     | 390                | mV            | Relative to $V_{\text{TRM}}$ , $\text{BAT\_SNS}$ falling <sup>2</sup>   |
| Battery Node Short Threshold Voltage <sup>2</sup> | $V_{\text{BAT\_SHR}}$         | 2.2   | 2.4                                     | 2.5                | V             |   |
| Battery Short Detection Current                   | $I_{\text{TRK\_SHORT}}$       |       | 20                                      |                    | mA            | $I_{\text{TRK\_SHORT}} = I_{\text{TRK\_DEAD}}$ <sup>2</sup>   |
| Charging Start Voltage Limit                      | $V_{\text{CHG\_VLIM}}$        | 3.6   | 3.7                                     | 3.8                | V             | Voltage limit is not active by default  |
| Charging Soft Start Current                       | $I_{\text{CHG\_START}}$       | 185   | 260                                     | 365                | mA            | $V_{\text{BAT\_SNS}} > V_{\text{TRK\_DEAD}}$  |
| Charging Soft Start Timer                         | $t_{\text{CHG\_START}}$       |       | 3                                       |                    | ms            |   |

| Parameter  | Symbol                   | Min    | Typ    | Max    | Unit | Test Conditions/Comments  |
|--|--------------------------|--------|--------|--------|------|---|
| <b>BATTERY ISOLATION FET</b>   |                          |        |        |        |      |   |
| Pin to Pin Resistance Between ISO_Sx and ISO_Bx                          | R <sub>DSON_ISO</sub>    |        | 54     | 89     | mΩ   | On battery supplement mode, VINx = 0 V, V <sub>ISO_Bx</sub> = 4.2 V, I <sub>ISO_Bx</sub> = 500 mA |
| Regulated System Voltage: V <sub>BAT</sub> Low                           | V <sub>ISO_SFC</sub>     | 3.6    | 3.8    | 4.0    | V    | VTRM[5:0] programming ≥ 4.00 V  |
|  |                          | 3.2    | 3.4    | 3.5    | V    | VTRM[5:0] programming < 4.00 V  |
| Battery Supplementary Threshold  | V <sub>THISO</sub>       | 0      | 5      | 12     | mV   | V <sub>ISO_Sx</sub> < V <sub>ISO_Bx</sub> , V <sub>SYS</sub> rising                               |
| <b>LDO AND HIGH VOLTAGE BLOCKING</b>                                     |                          |        |        |        |      |   |
| Regulated System Voltage   | V <sub>ISO_STRK</sub>    | 4.214  | 4.3    | 4.386  | V    | VSYSTEM[2:0] = 000 (binary) = 4.3 V, I <sub>ISO_Sx</sub> = 100 mA, LDO mode <sup>2</sup>          |
| Load Regulation  |                          |        | -0.56  |        | %/A  | I <sub>ISO_Sx</sub> = 0 mA to 1500 mA   |
| High Voltage Blocking FET (LDO FET) On Resistance                        | R <sub>DS(ON)HV</sub>    |        | 330    | 485    | mΩ   | I <sub>VINx</sub> = 500 mA  |
| Maximum Output Current   |                          |        | 2.1    |        | A    | V <sub>ISO_Sx</sub> = 4.3 V, LDO mode   |
| VINx Input Voltage, Good Threshold Rising                                | V <sub>VIN_OK_RISE</sub> | 3.75   | 3.9    | 4.0    | V    |   |
| VINx Falling   | V <sub>VIN_OK_FALL</sub> |        | 3.6    | 3.7    | V    |   |
| VINx Input Overvoltage Threshold   | V <sub>VIN_OV</sub>      | 6.7    | 6.9    | 7.2    | V    |   |
| Hysteresis   | ΔV <sub>VIN_OV</sub>     |        | 0.1    |        | V    |   |
| VINx Transition Timing   | T <sub>VIN_RISE</sub>    | 10     |        |        | μs   | Minimum rise time for VINx from 5 V to 20 V   |
|  | T <sub>VIN_FALL</sub>    | 10     |        |        | μs   | Minimum fall time for VINx from 4 V to 0 V  |
| <b>THERMAL CONTROL</b>   |                          |        |        |        |      |   |
| Isothermal Charging Temperature  | T <sub>LIM</sub>         |        | 115    |        | °C   |   |
| Thermal Early Warning Temperature  | T <sub>SDL</sub>         |        | 130    |        | °C   |   |
| Thermal Shutdown Temperature   | T <sub>SD</sub>          |        | 140    |        | °C   | T <sub>J</sub> rising   |
|  |                          |        | 110    |        | °C   | T <sub>J</sub> falling  |
| <b>THERMISTOR CONTROL</b>  |                          |        |        |        |      |   |
| Thermistor Current   |                          |        |        |        |      |   |
| 10,000 NTC   | I <sub>NTC_10k</sub>     |        |        | 400    | μA   |   |
| 100,000 NTC  | I <sub>NTC_100k</sub>    |        |        | 40     | μA   |   |
| Thermistor Capacitance   | C <sub>NTC</sub>         |        | 100    |        | pF   |   |
| Cold Temperature Threshold   | T <sub>NTC_COLD</sub>    |        | 0      |        | °C   | No battery charging occurs  |
| Resistance Thresholds  |                          |        |        |        |      |   |
| Cool to Cold Resistance  | R <sub>COLD_FALL</sub>   | 20,500 | 25,600 | 30,720 | Ω    |   |
| Cold to Cool Resistance  | R <sub>COLD_RISE</sub>   |        | 24,400 |        | Ω    |   |
| Hot Temperature Threshold  | T <sub>NTC_HOT</sub>     |        | 60     |        | °C   | No battery charging occurs  |
| Resistance Thresholds  |                          |        |        |        |      |   |
| Hot to Typical Resistance  | R <sub>HOT_FALL</sub>    |        | 3700   |        | Ω    |   |
| Typical to Hot Resistance  | R <sub>HOT_RISE</sub>    | 2750   | 3350   | 3950   | Ω    |   |
| <b>JEITA1 Li-ION BATTERY CHARGING SPECIFICATION DEFAULTS<sup>5</sup></b> |                          |        |        |        |      |   |
| JEITA Cold Temperature   | T <sub>JEITA_COLD</sub>  |        | 0      |        | °C   | No battery charging occurs  |
| Resistance Thresholds  |                          |        |        |        |      |   |
| Cool to Cold Resistance  | R <sub>COLD_FALL</sub>   | 20,500 | 25,600 | 30,720 | Ω    |   |
| Cold to Cool Resistance  | R <sub>COLD_RISE</sub>   |        | 24,400 |        | Ω    |   |
| JEITA Cool Temperature   | T <sub>JEITA_COOL</sub>  |        | 10     |        | °C   | Battery charging occurs at 50% of programmed level  |
| Resistance Thresholds  |                          |        |        |        |      |   |
| Typical to Cool Resistance   | R <sub>TYP_FALL</sub>    | 13,200 | 16,500 | 19,800 | Ω    |   |
| Cool to Typical Resistance   | R <sub>TYP_RISE</sub>    |        | 15,900 |        | Ω    |   |
| JEITA Warm Temperature   | T <sub>JEITA_WARM</sub>  |        | 45     |        | °C   | Battery termination voltage (V <sub>TRM</sub> ) is reduced by 100 mV                              |
| Resistance Thresholds  |                          |        |        |        |      |   |
| Warm to Typical Resistance   | R <sub>WARM_FALL</sub>   |        | 5800   |        | Ω    |   |
| Typical to Warm Resistance   | R <sub>WARM_RISE</sub>   | 4260   | 5200   | 6140   | Ω    |   |

| Parameter  | Symbol            | Min    | Typ    | Max    | Unit     | Test Conditions/Comments  |
|--|-------------------|--------|--------|--------|----------|---|
| JEITA Hot Temperature  | $T_{JEITA\_HOT}$  |        | 60     |        | °C       | No battery charging occurs  |
| Resistance Thresholds  |                   |        |        |        |          |   |
| Hot to Warm Resistance   | $R_{HOT\_FALL}$   |        | 3700   |        | $\Omega$ |   |
| Warm to Hot Resistance   | $R_{HOT\_RISE}$   | 2750   | 3350   | 3950   | $\Omega$ |   |
| JEITA2 Li-ION BATTERY CHARGING SPECIFICATION DEFAULTS <sup>5</sup> |                   |        |        |        |          |   |
| JEITA Cold Temperature   | $T_{JEITA\_COLD}$ |        | 0      |        | °C       | No battery charging occurs  |
| Resistance Thresholds  |                   |        |        |        |          |   |
| Cool to Cold Resistance  | $R_{COLD\_FALL}$  | 20,500 | 25,600 | 30,720 | $\Omega$ |   |
| Cold to Cool Resistance  | $R_{COLD\_RISE}$  |        | 24,400 |        | $\Omega$ |   |
| JEITA Cool Temperature   | $T_{JEITA\_COOL}$ |        | 10     |        | °C       | Battery termination voltage ( $V_{TRM}$ ) is reduced by 100 mV  |
| Resistance Thresholds  |                   |        |        |        |          |   |
| Typical to Cool Resistance   | $R_{TYP\_FALL}$   | 13,200 | 16,500 | 19,800 | $\Omega$ |   |
| Cool to Typical Resistance   | $R_{TYP\_RISE}$   |        | 15,900 |        | $\Omega$ |   |
| JEITA Warm Temperature   | $T_{JEITA\_WARM}$ |        | 45     |        | °C       | Battery termination voltage ( $V_{TRM}$ ) is reduced by 100 mV  |
| Resistance Thresholds  |                   |        |        |        |          |   |
| Warm to Typical Resistance   | $R_{WARM\_FALL}$  |        | 5800   |        | $\Omega$ |   |
| Typical to Warm Resistance   | $R_{WARM\_RISE}$  | 4260   | 5200   | 6140   | $\Omega$ |   |
| JEITA Hot Temperature  | $T_{JEITA\_HOT}$  |        | 60     |        | °C       | No battery charging occurs  |
| Resistance Thresholds  |                   |        |        |        |          |   |
| Hot to Warm Resistance   | $R_{HOT\_FALL}$   |        | 3700   |        | $\Omega$ |   |
| Warm to Hot Resistance   | $R_{HOT\_RISE}$   | 2750   | 3350   | 3950   | $\Omega$ |   |
| BATTERY DETECTION  |                   |        |        |        |          |   |
| Sink Current   | $I_{SINK}$        | 13     | 20     | 34     | mA       |   |
| Source Current   | $I_{SOURCE}$      | 7      | 10     | 13     | mA       |   |
| Battery Threshold  |                   |        |        |        |          |   |
| Low  | $V_{BATL}$        | 1.8    | 1.9    | 2.0    | V        |   |
| High   | $V_{BATH}$        |        | 3.4    |        | V        |   |
| Battery Detection Timer  | $t_{BATOK}$       |        | 333    |        | ms       |   |
| TIMERS   |                   |        |        |        |          |   |
| Clock Oscillator Frequency   | $f_{CLK}$         | 2.7    | 3      | 3.3    | MHz      |   |
| Start Charging Delay   | $t_{START}$       |        | 1      |        | sec      |   |
| Trickle Charge   | $t_{TRK}$         |        | 60     |        | min      |   |
| Fast Charge  | $t_{CHG}$         |        | 600    |        | min      |   |
| Charge Complete  | $t_{END}$         |        | 7.5    |        | min      |   |
| Deglitch   | $t_{DG}$          |        | 31     |        | ms       | $V_{BAT\_SNS} = V_{TRM}$ , $I_{CHG} < I_{END}$<br>Applies to $V_{TRK\_DEAD}$ , $V_{RCH}$ , $I_{END}$ , $V_{WEAK}$ , $V_{VIN\_OK\_RISE}$ , and $V_{VIN\_OK\_FALL}$ |
| Watchdog <sup>2</sup>  | $t_{WD}$          |        | 32     |        | sec      |   |
| Safety   | $t_{SAFE}$        | 36     | 40     | 44     | min      |   |
| Battery Short <sup>2</sup>   | $t_{BAT\_SHR}$    |        | 30     |        | sec      |   |
| ILED OUTPUT PINS   |                   |        |        |        |          |   |
| Voltage Drop over ILED   | $V_{ILED}$        |        | 200    |        | mV       | $I_{ILED} = 20$ mA  |
| Maximum Operating Voltage over ILED                                | $V_{MAXILED}$     |        |        | 5.5    | V        |   |
| SYS_EN OUTPUT PIN  |                   |        |        |        |          |   |
| SYS_EN FET On Resistance   | $R_{ON\_SYS\_EN}$ |        | 10     |        | $\Omega$ | $I_{SYS\_EN} = 20$ mA   |

| Parameter                         | Symbol         | Min | Typ | Max | Unit      | Test Conditions/Comments                       |
|-----------------------------------|----------------|-----|-----|-----|-----------|--|
| LOGIC INPUT PINS                  |                |     |     |     |           |  |
| Maximum Voltage on Digital Inputs | $V_{DIN\_MAX}$ |     |     | 5.5 | V         | Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3 |
| Maximum Logic Low Input Voltage   | $V_{IL}$       |     |     | 0.5 | V         | Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3 |
| Minimum Logic High Input Voltage  | $V_{IH}$       | 1.2 |     |     | V         | Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3 |
| Pull-Down Resistance              |                | 215 | 350 | 610 | $k\Omega$ | Applies to DIG_IO1, DIG_IO2, DIG_IO3           |

<sup>1</sup> Undervoltage lockout generated normally from ISO\_Sx or ISO\_Bx; in certain transition cases, it can be generated from VINx.

<sup>2</sup> These values are programmable via I<sup>2</sup>C. Values are given with default register values.

<sup>3</sup> The output current during charging may be limited by the input current limit or by the isothermal charging mode.

<sup>4</sup> During weak charging mode, the charger provides at least 20 mA of charging current via the trickle charge branch to the battery unless trickle charging is disabled. Any residual current that is not required by the system is also used to charge the battery.

<sup>5</sup> Either JEITA1 (default) or JEITA2 can be selected in I<sup>2</sup>C, or both JEITA functions can be enabled or disabled in I<sup>2</sup>C.

## RECOMMENDED INPUT AND OUTPUT CAPACITANCES

Table 2.

| Parameter    | Symbol        | Min | Typ | Max | Unit    | Test Conditions/Comments |
|--------------|---------------|-----|-----|-----|---------|--------------------------|
| CAPACITANCES |               |     |     |     |         |                          |
| VINx         | $C_{VINx}$    | 4   |     | 10  | $\mu F$ | Effective capacitance    |
| CBP          | $C_{CBP}$     | 6   | 10  | 14  | nF      | Effective capacitance    |
| ISO_Sx       | $C_{ISO\_Sx}$ | 10  | 22  | 100 | $\mu F$ | Effective capacitance    |
| ISO_Bx       | $C_{ISO\_Bx}$ | 10  | 22  |     | $\mu F$ | Effective capacitance    |

## I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

| Parameter <sup>1</sup>                             | Symbol        | Min | Typ | Max | Unit    |
|--|---------------|-----|-----|-----|---------|
| I <sup>2</sup> C-COMPATIBLE INTERFACE <sup>2</sup> |               |     |     |     |         |
| Capacitive Load for Each Bus Line                  | $C_S$         |     |     | 400 | pF      |
| SCL Clock Frequency                                | $f_{SCL}$     |     |     | 400 | kHz     |
| SCL High Time                                      | $t_{HIGH}$    | 0.6 |     |     | $\mu s$ |
| SCL Low Time                                       | $t_{LOW}$     | 1.3 |     |     | $\mu s$ |
| Data Setup Time                                    | $t_{SU\_DAT}$ | 100 |     |     | ns      |
| Data Hold Time                                     | $t_{HD\_DAT}$ | 0   |     | 0.9 | $\mu s$ |
| Setup Time for Repeated Start                      | $t_{SU\_STA}$ | 0.6 |     |     | $\mu s$ |
| Hold Time for Start/Repeated Start                 | $t_{HD\_STA}$ | 0.6 |     |     | $\mu s$ |
| Bus Free Time Between a Stop and a Start Condition | $t_{BUF}$     | 1.3 |     |     | $\mu s$ |
| Setup Time for Stop Condition                      | $t_{SU\_STO}$ | 0.6 |     |     | $\mu s$ |
| Rise Time of SCL/SDA                               | $t_R$         | 20  |     | 300 | ns      |
| Fall Time of SCL/SDA                               | $t_F$         | 20  |     | 300 | ns      |
| Pulse Width of Suppressed Spike                    | $t_{SP}$      | 0   |     | 50  | ns      |

<sup>1</sup> Guaranteed by design.

<sup>2</sup> A master device must provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL (see Figure 2).



Timing Diagram




Figure 2. I<sup>2</sup>C Timing Diagram

1980E-012

## ABSOLUTE MAXIMUM RATINGS

Table 4. Absolute Maximum Ratings

| Parameter   | Rating          |
|---|-----------------|
| VIN1, VIN2, VIN3 to AGND  | -0.5 V to +20 V |
| All Other Pins to AGND  | -0.3 V to +6 V  |
| Continuous Drain Current, Battery Supplementary Mode, from ISO_Bx to ISO_Sx | 2.1 A           |
| Storage Temperature Range   | -65°C to +150°C |
| Operating Junction Temperature Range  | -40°C to +125°C |
| Soldering Conditions  | JEDEC J-STD-020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is,  $\theta_{JA}$  is specified for a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

| Package Type  | $\theta_{JA}$ | $\theta_{JC}$ | Unit |
|---------------|---------------|---------------|------|
| 20-Lead LFCSP | 35.6          | 3.65          | °C/W |

## Maximum Power Dissipation


The maximum safe power dissipation in the ADP5062 package is limited by the associated rise in junction temperature ( $T_j$ ) on the die. At a die temperature of approximately 150°C (the glass transition temperature), the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, thereby permanently shifting the parametric performance of the ADP5062. Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices, potentially causing failure.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES  
 1. CONNECTION OF THE EXPOSED PAD IS NOT REQUIRED. THE EXPOSED PAD CAN BE CONNECTED TO ANALOG GROUND TO IMPROVE HEAT DISSIPATION FROM THE PACKAGE TO BOARD.

Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No.          | Name                   | Type <sup>1</sup> | Description   |
|------------------|------------------------|-------------------|---|
| 9, 10, 11        | ISO_S1, ISO_S2, ISO_S3 | I/O               | Linear Charger Supply Side Input to Internal Isolation FET/Battery Current Regulation FET. High current input/output.   |
| 6, 7, 8          | VIN1, VIN2, VIN3       | I/O               | Power Connections to USB VBUS. These pins are high current inputs when in charging mode.  |
| 20               | AGND                   | G                 | Analog Ground.  |
| 12, 13, 14       | ISO_B1, ISO_B2, ISO_B3 | I/O               | Battery Supply Side Input to Internal Isolation FET/Battery Current Regulation FET.   |
| 1                | SCL                    | I                 | I <sup>2</sup> C-Compatible Interface Serial Clock.   |
| 17               | SDA                    | I/O               | I <sup>2</sup> C-Compatible Interface Serial Data.  |
| 5                | DIG_IO1                | GPIO              | Set Input Current Limit. This pin sets the input current limit directly. When DIG_IO1 = low or high-Z, the input limit is 100 mA. When DIG_IO1 = high, the input limit is 500 mA. <sup>2, 3</sup>   |
| 3                | DIG_IO2                | GPIO              | Disable IC1. The DIG_IO2 pin sets the charger to the low current mode. When DIG_IO2 = low or high-Z, the charger operates in normal mode. When DIG_IO2 = high, the LDO and the charger are disabled and VINx current consumption is 280 $\mu$ A (typical). In addition, when DIG_IO2 is high, 20 V VINx input protection is disabled and the VINx voltage level must fulfill the condition, $V_{ISO\_Bx} < V_{VINx} < 5.5$ V. <sup>2, 3</sup> |
| 2                | DIG_IO3                | GPIO              | Enable Charging. When DIG_IO3 = low or high-Z, charging is disabled. When DIG_IO3 = high, charging is enabled. <sup>2, 3</sup>  |
| 18               | THR                    | I                 | Battery Pack Thermistor Connection. If this pin is not used, connect a dummy 10 k $\Omega$ resistor from THR to GND.  |
| 4                | BAT_SNS                | I                 | Battery Voltage Sense Pin.  |
| 15               | ILED                   | O                 | Open-Drain Output to Indicator LED.   |
| 16               | SYS_EN                 | O                 | System Enable. This pin is the battery OK flag/open-drain pull-down FET to enable the system when the battery reaches the $V_{WEAK}$ level.   |
| 19               | CBP                    | I/O               | Bypass Capacitor Input.   |
| N/A <sup>4</sup> | EP                     | N/A <sup>4</sup>  | Exposed Pad. Connection of the exposed pad is not required. The exposed pad can be connected to analog ground to improve heat dissipation from the package to the board.  |

<sup>1</sup> I is input, O is output, I/O is input/output, G is ground, and GPIO is the factory programmable general-purpose input/output.

<sup>2</sup> See the Digital Input and Output Options section for details.

<sup>3</sup> The DIG\_IOx setting defines the initial state of the ADP5062. If the parameter or the mode that is related to each DIG\_IOx pin setting is changed (by programming an equivalent I<sup>2</sup>C register bit or bits), the I<sup>2</sup>C register setting takes precedence over the DIG\_IOx pin setting. VINx connection or disconnection resets control to the DIG\_IOx pin.

<sup>4</sup> N/A means not applicable.

### TYPICAL PERFORMANCE CHARACTERISTICS

$V_{VINx} = 5.0\text{ V}$ ,  $C_{VINx} = 10\ \mu\text{F}$ ,  $C_{ISO\_Sx} = 44\ \mu\text{F}$ ,  $C_{ISO\_Bx} = 22\ \mu\text{F}$ ,  $C_{CBP} = 10\ \text{nF}$ , all registers at default values, unless otherwise noted.




Figure 4. System Voltage vs. System Output Current, LDO Mode,  $V_{SYSTEM}[2:0] = 000$  (Binary) = 4.3 V




Figure 7. System Voltage vs. System Output Current, LDO Mode,  $V_{VINx} = 6.0\text{ V}$ ,  $V_{SYSTEM}[2:0] = 111$  (Binary) = 5.0 V




Figure 5. System Voltage vs. Input Voltage (in Dropout), LDO Mode,  $V_{SYSTEM}[2:0] = 000$  (Binary) = 4.3 V




Figure 8. System Voltage vs. Input Voltage (in Dropout), LDO Mode,  $V_{SYSTEM}[2:0] = 111$  (Binary) = 5.0 V




Figure 6. Input Current-Limited Charge Current vs. Battery Voltage




Figure 9. Battery Charge Current vs. Battery Voltage,  $ICHG[4:0] = 01001$  (Binary) = 500 mA,  $ILIM[3:0] = 1111$  (Binary) = 2100 mA




Figure 10. Ideal Diode  $R_{ON}$  vs. Battery Voltage,  $I_{ISO\_Sk} = 500$  mA,  $V_{INx}$  Open




Figure 12. Ideal Diode  $R_{ON}$  vs. Load Current,  $V_{ISO\_Bx} = 3.6$  V




Figure 11.  $V_{INx}$  Current vs.  $V_{INx}$  Voltage, No Battery




Figure 13. Charge Profile,  $ILIM[3:0] = 0110$  (Binary) = 500 mA, Battery Capacity = 925 mAh

TEMPERATURE CHARACTERISTICS




Figure 14. Battery Leakage Current vs. Ambient Temperature




Figure 17. System Voltage vs. Temperature, Trickle Charge Mode,  $V_{ISO\_Sx} = 4.3\text{ V}$  and  $V_{INx} = 5.0\text{ V}$ , or  $V_{ISO\_Sx} = 5.0\text{ V}$  and  $V_{INx} = 6.0\text{ V}$




Figure 15.  $V_{INx}$  Quiescent Current vs. Ambient Temperature,  $DIS\_IC1 = High$




Figure 18.  $V_{INx}$  Quiescent Current vs. Ambient Temperature, LDO Mode




Figure 16. LDO Mode Voltage vs. Ambient Temperature, Load = 100 mA,  $V_{VINx} = 5.5\text{ V}$




Figure 19. Termination Voltage vs. Ambient Temperature




Figure 20. Fast Charge CC Mode Current vs. Ambient Temperature




Figure 22. Input Current Limit vs. Ambient Temperature




Figure 21. VINx Overvoltage Threshold vs. Ambient Temperature

TYPICAL WAVEFORMS




Figure 23. Charging Startup,  $V_{VINx} = 5.0V$ ,  $ILIM[3:0] = 0110$  (Binary) = 500 mA,  $ICHG[4:0] = 01110$  (Binary) = 750 mA




Figure 26. USB VBUS Disconnect




Figure 24. Load Transient,  $I_{ISO\_Sx}$  Load = 300 mA to 1500 mA to 300 mA




Figure 27. Load Transient,  $I_{ISO\_Sx}$  Load = 300 mA to 1500 mA to 300 mA,  $EN\_CHG = High$ ,  $ILIM[3:0] = 0110$  (Binary) = 500 mA




Figure 25. Input Current-Limit Transition from 100 mA to 900 mA,  $I_{ISO\_Sx}$  Load = 66  $\Omega$ , Charging = 750 mA




Figure 28. Battery Detection Waveform,  $V_{SYSTEM}[2:0] = 000$  (Binary) = 4.3 V, No Battery



# THEORY OF OPERATION

## SUMMARY OF OPERATION MODES

Table 7. Summary of the ADP5062 Operation Modes

| Mode Name                                    | VINx Condition | Battery Condition                                   | Trickle Charge | LDO FET State | Battery Isolation FET | System Voltage ISO_Sx  | Additional Conditions <sup>1</sup>   |
|--|----------------|---|----------------|---------------|-----------------------|------------------------|--------------------------------------|
| IC Off, Standby                              | 0 V            | Any battery condition                               | Off            | Off           | On/Off                | Battery voltage or 0 V | Disable IC1                          |
| IC Off, Suspend                              | 5 V            | Any battery condition                               | Off            | Off           | On                    | Battery voltage        | Disable IC1                          |
| LDO Mode Off, Isolation FET On               | 5 V            | Any battery condition                               | Off            | Off           | On                    | Battery voltage        | Disable LDO and enable isolation FET |
| LDO Mode Off, Isolation FET Off (System Off) | 5 V            | Any battery condition                               | Off            | Off           | Off                   | 0 V                    | Enable battery charging              |
| LDO Mode, Charger Off                        | 5 V            | Any battery condition                               | Off            | LDO           | Off                   | 5.0 V                  | Enable battery charging              |
| Trickle Charge Mode                          | 5 V            | Battery < V <sub>TRK_DEAD</sub>                     | On             | LDO           | Off                   | 5.0 V                  | Enable battery charging              |
| Weak Charge Mode                             | 5 V            | V <sub>TRK_DEAD</sub> ≤ battery < V <sub>WEAK</sub> | On             | CHG           | CHG                   | 3.8 V                  | Enable battery charging              |
| Fast Charge Mode                             | 5 V            | Battery ≥ V <sub>WEAK</sub>                         | Off            | CHG           | CHG                   | 3.8 V (minimum)        | Enable battery charging              |
| Charge Mode, No Battery                      | 5 V            | Open  | Off            | LDO           | Off                   | 5.0 V                  | Enable battery charging              |
| Charge Mode, Battery (ISO_Bx) Shorted        | 5 V            | Shorted   | On             | LDO           | Off                   | 5.0 V                  | Enable battery charging              |

<sup>1</sup> See Table 8 for details.

Table 8. Operation Mode Controls

| Pin Configuration                    | DIG_IOx | Equivalent I <sup>2</sup> C Address, Data Bit(s) | Description   |  |                |                |
|--------------------------------------|---------|--|---|--|----------------|----------------|
| Enable Battery Charging              | DIG_IO3 | 0x07, D0   | Low = all charging modes disabled (fast, weak, trickle).<br>High = all charging modes enabled (fast, weak, trickle).  |  |                |                |
| Disable IC1                          | DIG_IO2 | 0x07, D6   | <b>Disable IC1</b>  | <b>VINx<sup>1</sup> Supply Connected</b> | <b>LDO_FET</b> | <b>ISO_FET</b> |
|                                      |         |  | Low   | No                                       | Off            | On             |
|                                      |         |  | High  | Yes                                      | CHG            | CHG            |
|                                      |         |  | High  | No <sup>2</sup>                          | Off            | On             |
| High                                 | Yes     | Off  | On  |  |                |                |
| Disable LDO and Enable Isolation FET |         | 0x07, D3, D0                                     | Low = LDO enabled.<br>High = LDO disabled. In addition, when EN_CHG = low, the battery isolation FET is on; when EN_CHG = high, the battery isolation FET is off. |  |                |                |

<sup>1</sup> When disable IC1 mode is active, the VINx supply must always be connected and the supply voltage level must fulfill the following condition: V<sub>ISO\_Bx</sub> < VINx < 5.5 V.

<sup>2</sup> When disable IC1 mode is active, the back gate of the LDO FET is not controlled. If the VINx pins are not connected to any voltage supply, the body diode of the LDO FET can become forward biased and the voltage at VINx is V<sub>ISO\_Bx</sub> - V<sub>F</sub> (V<sub>F</sub> is the forward voltage of the LDO FET body diode).

## INTRODUCTION

The [ADP5062](#) is a fully-programmable I<sup>2</sup>C charger for single cell lithium-ion or lithium-polymer batteries suitable for a wide range of portable applications.

The linear charger architecture enables up to 2.1 A output current at 4.3 V to 5.0 V (I<sup>2</sup>C programmable) on the system power supply, and up to 1.3 A charge current into the battery from a dedicated charger.

The [ADP5062](#) operates from an input voltage of 4 V up to 6.7 V but is tolerant of voltages of up to 20 V. The 20 V voltage tolerance alleviates the concerns of the USB bus spiking during disconnection or connection scenarios.

The [ADP5062](#) features an internal FET between the linear charger output and the battery. This feature permits battery isolation and, hence, system powering under a dead battery or no battery scenario, which allows for immediate system function upon connection to a USB power supply.

The [ADP5062](#) is fully compliant with USB 3.0 and the USB Battery Charging Specification 1.2. The [ADP5062](#) is chargeable via the mini USB VBUS pin from a wall charger, car charger, or USB host port. Based on the type of USB source, which is detected

by an external USB detection device, the [ADP5062](#) can be set to apply the correct current limit for optimal charging and USB compliance. The USB charger permits correct operation under all USB compliant sources such as wall chargers, host chargers, hub chargers, and standard host and hubs.

A processor can control the USB charger using the I<sup>2</sup>C to program the charging current and numerous other parameters, including

- Trickle charge current level
- Trickle charge voltage threshold
- Weak charge (constant current) current level
- Fast charge (constant current) current level
- Fast charge (constant voltage) voltage level at 1% accuracy
- Fast charge safety timer period
- Watchdog safety timer parameters
- Weak battery threshold detection
- Charge complete threshold
- Recharge threshold
- Charge enable/disable
- Battery pack temperature detection and automatic charger shutdown




Figure 29. Block Diagram

10806-029

The [ADP5062](#) includes a number of significant features to optimize charging and functionality including

- Thermal regulation for maximum performance.
- USB host current limit.
- Termination voltage accuracy:  $\pm 1\%$ .
- Battery thermistor input with automatic charger shutdown in the event that the battery temperature exceeds limits (compliant with the JEITA Li-Ion battery charging temperature specification).
- Three external pins (DIG\_IO1, DIG\_IO2, and DIG\_IO3) that directly control a number of parameters. These pins are factory programmable for maximum flexibility. They can be factory programmed for functions such as
  - Enable/disable charging.
  - Control of 100 mA or 500 mA input current limit.
  - Control of 1500 mA input current limit.
  - Control of the battery charge current.
  - Interrupt output pin.

See the Digital Input and Output Options section for details.

## CHARGER MODES

### Input Current Limit

The VINx input current limit is controlled via the internal I<sup>2</sup>C ILIM bits. The input current limit can also be controlled via the DIG\_IO1 pin (if factory programmed to do so) as outlined in Table 9. Any change in the I<sup>2</sup>C default from 100 mA takes precedence over the pin setting.

**Table 10. Input Current Compatibility with Standard USB Limits**

| Mode              | Standard USB Limit   | ADP5062 Function   |
|-------------------|--|--|
| USB (China Only)  | 100 mA limit for standard USB host or hub<br>300 mA limit for Chinese USB specification                            | 100 mA input current limit or I <sup>2</sup> C programmed value<br>300 mA input current limit or I <sup>2</sup> C programmed value |
| USB 2.0           | 100 mA limit for standard USB host or hub<br>500 mA limit for standard USB host or hub                             | 100 mA input current limit or I <sup>2</sup> C programmed value<br>500 mA input current limit or I <sup>2</sup> C programmed value |
| USB 3.0           | 150 mA limit for superspeed USB 3.0 host or hub<br>900 mA limit for superspeed, high speed USB host or hub charger | 150 mA input current limit or I <sup>2</sup> C programmed value<br>900 mA input current limit or I <sup>2</sup> C programmed value |
| Dedicated Charger | 1500 mA limit for dedicated charger or low/full speed USB host or hub charger                                      | 1500 mA input current limit or I <sup>2</sup> C programmed value   |

**Table 9. DIG\_IO1 Operation**

| DIG_IO1 | Function   |
|---------|--|
| 0       | 100 mA input current limit or I <sup>2</sup> C programmed value  |
| 1       | 500 mA input current limit or I <sup>2</sup> C programmed value (or reprogrammed I <sup>2</sup> C value from 100 mA default) |

### USB Compatibility

The [ADP5062](#) features an I<sup>2</sup>C-programmable input current limit to ensure compatibility with the requirements listed in Table 10. The current limit defaults to 100 mA to allow compatibility with a USB host or hub that is not configured.

The I<sup>2</sup>C register default is 100 mA. An I<sup>2</sup>C write command to the ILIM register overrides the DIG\_IOx pins and the I<sup>2</sup>C register default value can be reprogrammed for alternative requirements.

When the input current-limit feature is used, the available input current may be too low for the charger to meet the programmed charging current, I<sub>CHG</sub>, thereby reducing the rate of charge and setting the VIN\_ILIM flag.

When connecting voltage to VINx without the proper voltage level on the battery side, the high voltage blocking mechanism is in a state wherein it draws only the current of <1 mA until V<sub>IN</sub> reaches the VIN\_OK level.

The [ADP5062](#) charger provides support for the following connections through the single connector VINx pin, as shown in Table 10.

### Trickle Charge Mode

A deeply discharged Li-Ion cell can exhibit a very low cell voltage making it unsafe to charge the cell at high current rates. The ADP5062 charger uses a trickle charge mode to reset the battery pack protection circuit and lift the cell voltage to a safe level for fast charging. A cell with a voltage below  $V_{TRK\_DEAD}$  is charged with the trickle mode current,  $I_{TRK\_DEAD}$ . During trickle charging mode, the CHARGER\_STATUS bits are set.

During trickle charging, the ISO\_Sx node is regulated to  $V_{ISO\_STRK}$  by the LDO and the battery isolation FET is off, which means that the battery is isolated from the system power supply.

### Trickle Charge Mode Timer

The duration of trickle charge mode is monitored to ensure that the battery is revived from its deeply discharged state. If trickle charge mode runs for longer than 60 minutes without the cell voltage reaching  $V_{TRK\_DEAD}$ , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER\_STATUS bits, allowing the user to initiate the fault recovery procedure specified in the Fault Recovery section.

### Weak Charge Mode (Constant Current)

When the battery voltage exceeds  $V_{TRK\_DEAD}$  but is less than  $V_{WEAK}$ , the charger switches to intermediate charge mode.

During the weak charge mode, the battery voltage is too low to allow the full system to power-up. Because of the low battery level, the USB transceiver cannot be powered and, therefore, cannot enumerate for more current from a USB host. Consequently, the USB limit remains at 100 mA.

The system microcontroller may or may not be powered by the charger output voltage ( $V_{ISO\_SFC}$ ), depending upon the amount of current that the microcontroller and/or the system architecture requires. When the ISO\_Sx pins power the microcontroller, the battery charge current ( $I_{CHG\_WEAK}$ ) cannot be increased above 20 mA to ensure microcontroller operation (if doing so), nor can  $I_{CHG\_WEAK}$  be increased above the 100 mA USB limit. Therefore, set the battery charging current as follows:

- Set the default 20 mA via the linear trickle charger branch (to ensure that the microprocessor remains alive if powered by the main charger output, ISO\_Sx). Any residual current on the main charger output, ISO\_Sx, is used to charge the battery.
- During weak current mode, other features may prevent the weak charging current from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility can affect the programmed weak charging current value under certain operating conditions. During weak charging, the ISO\_Sx node is regulated to  $V_{ISO\_SFC}$  by the battery isolation FET.

### Fast Charge Mode (Constant Current)

When the battery voltage exceeds  $V_{TRK\_DEAD}$  and  $V_{WEAK}$ , the charger switches to fast charge mode, charging the battery with the constant current,  $I_{CHG}$ . During fast charge mode (constant current), the CHARGER\_STATUS bits are set to 010.

During constant current mode, other features may prevent the current,  $I_{CHG}$ , from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility can affect the value of  $I_{CHG}$  under certain operating conditions. The voltage on ISO\_Sx is regulated to stay at  $V_{ISO\_SFC}$  by the battery isolation FET when  $V_{ISO\_BK} < V_{ISO\_SFC}$ .

### Fast Charge Mode (Constant Voltage)

As the battery charges, its voltage rises and approaches the termination voltage,  $V_{TRM}$ . The ADP5062 charger monitors the voltage on the BAT\_SNS pin to determine when charging should end. However, the internal ESR of the battery pack combined with the printed circuit board (PCB) and other parasitic series resistances creates a voltage drop between the sense point at the BAT\_SNS pin and the cell terminal. To compensate for this and to ensure a fully charged cell, the ADP5062 enters a constant voltage charging mode when the termination voltage is detected on the BAT\_SNS pin. The ADP5062 reduces charge current gradually as the cell continues to charge, maintaining a voltage of  $V_{TRM}$  on the BAT\_SNS pin. During fast charge mode (constant voltage), the CHARGER\_STATUS[2:0] bits are set to 011.

### Fast Charge Mode Timer

The duration of fast charge mode is monitored to ensure that the battery is charging correctly. If the fast charge mode runs for longer than  $t_{CHG}$  without the voltage at the BAT\_SNS pin reaching  $V_{TRM}$ , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER\_STATUS[2:0] bits, allowing the user to initiate the fault recovery procedure as specified in the Fault Recovery section.

If the fast charge mode runs for longer than  $t_{CHG}$ , and  $V_{TRM}$  has been reached on the BAT\_SNS pin but the charge current has not yet fallen below  $I_{END}$ , charging stops. No fault condition is asserted in this circumstance and charging resumes as normal if the recharge threshold is breached.

### Watchdog Timer

The ADP5062 charger features a programmable watchdog timer function to ensure charging is under the control of the processor. The watchdog timer starts running when the ADP5062 charger determines that the processor should be operational, that is, when the processor sets the RESET\_WD bit for the first time or when the battery voltage is greater than the weak battery threshold,  $V_{WEAK}$ . When the watchdog timer has been triggered, it must be reset regularly within the watchdog timer period,  $t_{WD}$ .

While in charger mode, if the watchdog timer expires without being reset, the ADP5062 charger assumes that there is a software problem and triggers the safety timer,  $t_{SAFE}$ . For more information see the Safety Timer section.

### Safety Timer

While in charger mode, if the watchdog timer expires, the ADP5062 charger initiates the safety timer,  $t_{SAFE}$  (see the Watchdog Timer section). If the processor has programmed charging parameters by the time the charger initiates the safety timer, the  $I_{LIM}$  is set to the default value. Charging continues for a period of  $t_{SAFE}$ , and then the charger switches off and sets the CHARGER\_STATUS [2:0] bits.

### Charge Complete

The ADP5062 charger monitors the charging current while in constant voltage fast charge mode. If the current falls below  $I_{END}$  and remains below  $I_{END}$  for  $t_{END}$ , charging stops and the CHDONE flag is set. If the charging current falls below  $I_{END}$  for less than  $t_{END}$  and then rises above  $I_{END}$  again, the  $t_{END}$  timer resets.

### Recharge

After the detection of charge complete, and the cessation of charging, the ADP5062 charger monitors the BAT\_SNS pin as the battery discharges through normal use. If the BAT\_SNS pin voltage falls to  $V_{RCH}$ , the charger reactivates charging. Under most circumstances, triggering the recharge threshold results in the charger starting directly into fast charge constant voltage mode.

The recharge function can be disabled in the I<sup>2</sup>C, but a status bit (Register Address 0x0C, Bit 3) informs the system that a recharge cycle is required.

### IC Enable/Disable

The ADP5062 IC can be disabled by the DIG\_IO2 digital input pin (if factory programmed to do so) or by the I<sup>2</sup>C registers. All internal control circuits are disabled when the IC is disabled. Disabling the IC1 option can also control the states of the LDO FET and the battery isolation FET.

It is critical to note that during the disable IC1 mode, a high voltage at VINx passes to the internal supply voltage because all of the internal control circuits are disabled. The VINx supply voltage must fulfill the following condition:

$$V_{ISO\_Bx} < VINx < 5.5 \text{ V}$$

### Battery Charging Enable/Disable

The ADP5062 charging function can be disabled by setting the I<sup>2</sup>C EN\_CHG bit to low. The LDO to the system still operates under this circumstance and can be set in I<sup>2</sup>C to the default or I<sup>2</sup>C programmed system voltage from 4.3 V to 5.0 V (see Table 26 for details).

The ADP5062 charging function can also be controlled via one of the external DIG\_IOx pins (if factory programmed to do so). Any change in the I<sup>2</sup>C EN\_CHG bit takes precedence over the pin setting.

### Battery Voltage Limit to Prevent Charging

The battery monitor of the ADP5062 charger can be configured to monitor battery voltage and prevent charging when the battery voltage is higher than  $V_{CHG\_VLIM}$  (typically 3.7 V) during charging start-up (enabled by EN\_CHG or DIG\_IO3). This function can prevent unnecessary charging of a half discharged battery and, as such, can extend the lifetime of the Li-Ion battery cell. Charging starts automatically when the battery voltage drops below  $V_{CHG\_VLIM}$  and continues through full charge cycle until the battery voltage reaches  $V_{TRM}$  (typically 4.2 V).

By default, the charging voltage limit is disabled and it can be enabled from I<sup>2</sup>C Register Address 0x08, Bit 5 (EN\_CHG\_VLIM).

### SYS\_EN Output

The ADP5062 features a SYS\_EN open-drain FET to enable the system until the battery is at the minimum required level for guaranteed system start-up. When there are minimum battery voltage and/or minimum battery charge level requirements, the operation of SYS\_EN can be set by I<sup>2</sup>C programming. The SYS\_EN operation can be factory programmed to four different operating conditions as described in Table 11.

Table 11. SYS\_EN Mode Descriptions

| SYS_EN Mode Selection | Description  |
|-----------------------|--|
| 00                    | SYS_EN is activated when LDO is active and system voltage is available.  |
| 01                    | SYS_EN is activated by the ISO_Bx voltage, the battery charging mode.  |
| 10                    | SYS_EN is activated and the isolation FET is disabled when the battery drops below $V_{WEAK}$ . This option is active when $V_{INx} = 0 \text{ V}$ and the battery monitor is activated from Register 0x07, Bit 5 (EN_BMON). |
| 11                    | SYS_EN is active in LDO mode when the charger is disabled.<br>SYS_EN is active in charging mode when $V_{ISO\_Bx} \geq V_{WEAK}$ .   |

### Indicator LED Output (ILED)

The ILED is an open-drain output for an indicator LED connection. Optionally, the ILED output can be used as a status output for a microcontroller. Indicator LED modes are listed in Table 12.

Table 12. Indicator LED Operation Modes

| ADP5062 Mode                                       | ILED Mode       | On/Off Time   |
|--|-----------------|---------------|
| IC Off   | Off             |               |
| LDO Mode Off                                       | Off             |               |
| LDO Mode On  | Off             |               |
| Charge Mode  | Continuously on |               |
| Timer Error ( $t_{TRK}$ , $t_{CHG}$ , $t_{SAFE}$ ) | Blinking        | 167 ms/833 ms |
| Overtemperature ( $T_{SD}$ )                       | Blinking        | 1 sec/1 sec   |

## THERMAL MANAGEMENT

### ***Isothermal Charging***

The ADP5062 includes a thermal feedback loop that limits the charge current when the die temperature exceeds  $T_{LIM}$  (typically 115°C). As the on-chip power dissipation and die temperature increase, the charge current is automatically reduced to maintain the die temperature within the recommended range. As the die temperature decreases due to lower on-chip power dissipation or ambient temperature, the charge current returns to the programmed level. During isothermal charging, the THERM\_LIM I<sup>2</sup>C flag is set to high.

This thermal feedback control loop allows the user to set the programmed charge current based on typical rather than worst case conditions.

The ADP5062 does not include a thermal feedback loop to limit ISO\_Sx load current in LDO mode. If the power dissipated on chip during LDO mode causes the die temperature to exceed 130°C, an interrupt is generated. If the die temperature continues to rise beyond 140°C, the device enters thermal shutdown.

### ***Thermal Shutdown and Thermal Early Warning***

The ADP5062 charger features a thermal shutdown threshold detector. If the die temperature exceeds  $T_{SD}$ , the ADP5062 charger is disabled, and the TSD 140°C bit is set. The ADP5062 charger can be reenabled when the die temperature drops below the  $T_{SD}$  falling limit and the TSD 140°C bit is reset. To reset the TSD 140°C bit, write to the I<sup>2</sup>C fault register, Register Address 0x0D (Bit 0) or cycle the power.

Before the die temperature reaches  $T_{SD}$ , the early warning bit is set if  $T_{SDL}$  is exceeded. This allows the system to accommodate power consumption before thermal shutdown occurs.

### ***Fault Recovery***

Before performing the following operation, it is important to ensure that the cause of the fault has been rectified.

To recover from a charger fault (when CHARGER\_STATUS[2:0] = 110), cycle power on VINx or write high to reset the I<sup>2</sup>C fault bits in the fault register (Register Address 0x0D).

## BATTERY ISOLATION FET

The ADP5062 charger features an integrated battery isolation FET for power path control. The battery isolation FET isolates a deeply discharged Li-Ion cell from the system power supply in both trickle and fast charge modes, thereby allowing the system to be powered at all times.

When VINx is below  $V_{VIN\_OK\_RISE}$ , the battery isolation FET is in full conducting mode.

The battery isolation FET is off during trickle charge mode. When the battery voltage exceeds  $V_{TRK\_DEAD}$ , the battery isolation FET switches to the system voltage regulation mode. During system voltage regulation mode, the battery isolation FET maintains the  $V_{ISO\_SFC}$  voltage on the ISO\_Sx pins. When the battery voltage exceeds  $V_{ISO\_SFC}$ , the battery isolation FET is in full conducting mode.

The battery isolation FET supplements the battery to support high current functions on the system power supply. When the voltage on ISO\_Sx drops below  $V_{ISO\_BX}$ , the battery isolation FET enters into full conducting mode. When voltage on ISO\_Sx rises above  $V_{ISO\_BX}$ , the isolation FET enters regulating mode or full conduction mode, depending on the Li-Ion cell voltage and the linear charger mode.

## BATTERY DETECTION

### ***Battery Voltage Level Detection***

The ADP5062 charger features a battery detection mechanism to detect an absent battery. The charger actively sinks and sources current into the ISO\_Bx node, and voltage vs. time is detected. The sink phase is used to detect a charged battery, whereas the source phase is used to detect a discharged battery.

The sink phase (see Figure 30) sinks  $I_{SINK}$  current from the ISO\_Bx pins for a time period,  $t_{BATOK}$ . If ISO\_Bx is below  $V_{BATL}$  when the  $t_{BATOK}$  timer expires, the charger assumes no battery is present and starts the source phase. If the ISO\_Bx pin exceeds the  $V_{BATL}$  voltage when the  $t_{BATOK}$  timer expires, the charger assumes the battery is present and begins a new charge cycle.

The source phase sources  $I_{SOURCE}$  current to the ISO\_Bx pins for a time period,  $t_{BATOK}$ . If ISO\_Bx exceeds  $V_{BATH}$  before the  $t_{BATOK}$  timer expires, the charger assumes that no battery is present. If the ISO\_Bx pin does not exceed the  $V_{BATH}$  voltage when the  $t_{BATOK}$  timer expires, the charger assumes that a battery is present and begins a new charge cycle.




Figure 30. Sink Phase

10896-030




Figure 31. Trickle Charge

10896-031

### Battery (ISO\_Bx) Short Detection

A battery short occurs under a damaged battery condition or when the battery protection circuitry is enabled.

On commencing trickle charging, the ADP5062 charger monitors the battery voltage. If this battery voltage does not exceed  $V_{BAT\_SHR}$  within the specified timeout period,  $t_{BAT\_SHR}$ , a fault is declared and the charger is stopped by turning the battery isolation FET off, but the system voltage is maintained at  $V_{ISO\_STRK}$  by the linear regulator.

After source phase, if the ISO\_Bx or BAT\_SNS level remains below  $V_{BATH}$ , either the battery voltage is low or the battery node is shorted. Because the battery voltage is low, trickle charging mode is initiated (see Figure 31). If the BAT\_SNS level remains below  $V_{BAT\_SHR}$  after  $t_{BAT\_SHR}$  has elapsed, the ADP5062 assumes that the battery node is shorted.

The trickle charge branch is active during the battery short scenario, and trickle charge current to the battery is maintained until the 60-minute trickle charge mode timer expires.

## BATTERY PACK TEMPERATURE SENSING

### Battery Thermistor Input

The ADP5062 charger features battery pack temperature sensing that precludes charging when the battery pack temperature is outside the specified range. The THR pin provides an on and off switching current source that should be connected directly to the battery pack thermistor terminal. The activation interval of the THR current source is 167 ms.

The battery pack temperature sensing can be controlled by I<sup>2</sup>C, using the conditions shown in Table 13. Note that the I<sup>2</sup>C register default setting for EN\_THR (Register Address 0x07) is 0 = temperature sensing off.

Table 13. THR Input Function

| Conditions                 |            | THR Function                        |
|----------------------------|------------|-------------------------------------|
| VINx                       | VISO_Bx    |                                     |
| Open or VIN = 0 V to 4.0 V | <2.5 V     | Off                                 |
| Open or VIN = 0 V to 4.0 V | >2.5 V     | Off, controlled by I <sup>2</sup> C |
| 4.0 V to 6.7 V             | Don't care | Always on                           |

If the battery pack thermistor is not connected directly to the THR pin, a 10 kΩ (tolerance ±20%) dummy resistor must be connected between the THR input and GND. Leaving the THR pin open results in a false detection of the battery temperature being <0°C and charging is disabled.

The ADP5062 charger monitors the voltage in the THR pin and suspends charging when the current is outside the range of less than 0°C or greater than 60°C.

The ADP5062 charger is designed for use with an NTC thermistor in the battery pack with a nominal room temperature value of either 10 kΩ at 25°C or 100 kΩ at 25°C, which is selected by factory programming.

The ADP5062 charger is designed for use with an NTC thermistor in the battery pack with a temperature coefficient curve (beta). Factory programming supports eight beta values covering a range from 3150 to 4400 (see Table 43).



**JEITA Li-Ion Battery Temperature Charging Specification**

The ADP5062 is compliant with the JEITA1 and JEITA2 Li-Ion battery charging temperature specifications as outlined in Table 14 and Table 16, respectively.

JEITA function can be enabled via the I<sup>2</sup>C interface and, optionally, the JEITA1 or JEITA2 function can be selected in I<sup>2</sup>C.

Alternatively, the JEITA1 or JEITA2 can be set as enabled to default by factory programming.

When the ADP5062 identifies a hot or cold battery condition, the ADP5062 takes the following actions:

- Stops charging the battery.
- Connects or enables the battery isolation FET such that the ADP5062 continues in LDO mode.

**Table 14. JEITA1 Specifications**


| Parameter                         | Symbol                  | Conditions   | Min | Max | Unit |
|-----------------------------------|-------------------------|--|-----|-----|------|
| JEITA1 Cold Temperature Limits    | I <sub>JEITA_COLD</sub> | No battery charging occurs.  |     | 0   | °C   |
| JEITA1 Cool Temperature Limits    | I <sub>JEITA_COOL</sub> | Battery charging occurs at approximately 50% of the programmed level. See Table 15 for specific charging current reduction levels. | 0   | 10  | °C   |
| JEITA1 Typical Temperature Limits | I <sub>JEITA_TYP</sub>  | Normal battery charging occurs at the default/programmed levels.   | 10  | 45  | °C   |
| JEITA1 Warm Temperature Limits    | I <sub>JEITA_WARM</sub> | Battery termination voltage (V <sub>TRM</sub> ) is reduced by 100 mV from the programmed value.                                    | 45  | 60  | °C   |
| JEITA1 Hot Temperature Limits     | I <sub>JEITA_HOT</sub>  | No battery charging occurs.  | 60  |     | °C   |

**Table 15. JEITA1 Reduced Charge Current Levels, Battery Cool Temperature**

| ICHG[4:0] (Default) | ICHG JEITA1 | ICHG[4:0] (Default) | ICHG JEITA1 |
|---------------------|-------------|---------------------|-------------|
| 00000 = 50 mA       | 50 mA       | 01100 = 650 mA      | 300 mA      |
| 00001 = 100 mA      | 50 mA       | 01101 = 700 mA      | 350 mA      |
| 00010 = 150 mA      | 50 mA       | 01110 = 750 mA      | 350 mA      |
| 00011 = 200 mA      | 100 mA      | 01111 = 800 mA      | 400 mA      |
| 00100 = 250 mA      | 100 mA      | 10000 = 850 mA      | 400 mA      |
| 00101 = 300 mA      | 150 mA      | 10001 = 900 mA      | 450 mA      |
| 00110 = 350 mA      | 150 mA      | 10010 = 950 mA      | 450 mA      |
| 00111 = 400 mA      | 200 mA      | 10011 = 1000 mA     | 500 mA      |
| 01000 = 450 mA      | 200 mA      | 10100 = 1050 mA     | 500 mA      |
| 01001 = 500 mA      | 250 mA      | 10101 = 1100 mA     | 550 mA      |
| 01010 = 550 mA      | 250 mA      | 10110 = 1200 mA     | 600 mA      |
| 01011 = 600 mA      | 300 mA      | 10111 = 1300 mA     | 650 mA      |

**Table 16. JEITA2 Specifications**

| Parameter                         | Symbol                  | Conditions  | Min | Max | Unit |
|-----------------------------------|-------------------------|---|-----|-----|------|
| JEITA2 Cold Temperature Limits    | I <sub>JEITA_COLD</sub> | No battery charging occurs.   |     | 0   | °C   |
| JEITA2 Cool Temperature Limits    | I <sub>JEITA_COOL</sub> | Battery termination voltage (V <sub>TRM</sub> ) is reduced by 100 mV from the programmed value. | 0   | 10  | °C   |
| JEITA2 Typical Temperature Limits | I <sub>JEITA_TYP</sub>  | Normal battery charging occurs at the default/programmed levels.                                | 10  | 45  | °C   |
| JEITA2 Warm Temperature Limits    | I <sub>JEITA_WARM</sub> | Battery termination voltage (V <sub>TRM</sub> ) is reduced by 100 mV from the programmed value. | 45  | 60  | °C   |
| JEITA2 Hot Temperature Limits     | I <sub>JEITA_HOT</sub>  | No battery charging occurs.   | 60  |     | °C   |



108006-032

Figure 32. Simplified Battery and VINx Connect Flowchart