

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Charge Pump Driven 9-Channel LED Driver with Automated LED Lighting Effects

ADP8866 Data Sheet

FEATURES

Charge pump with automatic gain selection of $1\times$, $1.5\times$, and 2× for maximum efficiency

92% peak efficiency

9 independent and programmable LED drivers

Each driver is capable of 25 mA (full scale)

Each driver has 7 bits (128 levels) of nonlinear current

Standby mode for <1 µA current consumption

16 programmable fade-in and fade-out times (0.0 sec to

1.75 sec) with choice of square or cubic rates

Automated and customizable LED blinking

Unique heartbeat mode for programmable double pulse lighting effects on 4 channels (D6 to D9)

PWM input for implementing content adjustable brightness control (cABC)

I²C compatible interface for all programming Dedicated reset pin and built-in power on reset (POR) Short circuit, overvoltage, and overtemperature protection Internal soft start to limit inrush currents Input to output isolation during faults or shutdown

Operates down to $V_{\text{IN}} = 2.5 \text{ V}$, with undervoltage lockout (UVLO) at 1.9 V

Small lead frame chip scale package (LFCSP)

GENERAL DESCRIPTION

The ADP8866 combines a programmable backlight LED charge pump driver with automatic blinking functions. Nine LED drivers can be independently programmed at currents up to 25 mA. The current level, fade time, and blinking rate can be programmed once and executed autonomously on a loop. Separate fade-in and fade-out times can be set for the backlight LEDs.

Trademarks and registered trademarks are the property of their respective owners.

APPLICATIONS

Mobile display backlighting Mobile phone keypad backlighting LED indication and status lights **Automated LED blinking**

TYPICAL OPERATING CIRCUIT




Figure 1.

Driving all of this is a two-capacitor charge pump with gains of $1\times$, $1.5\times$, and $2\times$. This setup is capable of driving a maximum I_{OUT} of 240 mA from a supply of 2.5 V to 5.5 V. A full suite of safety features including short-circuit, overvoltage, and overtemperature protection allows easy implementation of a safe and robust design. Additionally, input inrush currents are limited via an integrated soft start combined with controlled input to output isolation.

ADP8866* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

EVALUATION KITS

· ADP8866 Evaluation Board

DOCUMENTATION

Data Sheet

 ADP8866: Charge Pump Driven 9-Channel LED Driver with Automated LED Lighting Effects Data Sheet

DESIGN RESOURCES

- ADP8866 Material Declaration
- · PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

DISCUSSIONS

View all ADP8866 EngineerZone Discussions.

SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

TABLE OF CONTENTS

reatures	. 1
Applications	. 1
Typical Operating Circuit	. 1
General Description	. 1
Revision History	. 2
Specifications	. 3
Absolute Maximum Ratings	. 5
Maximum Temperature Ranges	. 5
Thermal Resistance	. 5
ESD Caution	. 5
Pin Configurations and Function Descriptions	. 6
Typical Performance Characteristics	. 7
Theory of Operation	11
Power Stage	12
Operating Modes	13
LED Groups	14
Output Current Settings	14
Output Current Range Selection	14
PWM Dimming	14

Automated Fade-in and Fade-Out
CABC Fade Disable
Independent Sink Control (ISC)
Advanced Blinking Controls16
Short-Circuit Protection (SCP) Mode17
Overvoltage Protection (OVP)17
Thermal Shutdown (TSD)/Overtemperature Protection 17
Interrupts
Backlight Off Interrupt
Independent Sink Off Interrupt
Applications Information
Layout Guidelines
$I^2 C\ Programming\ and\ Digital\ Control21$
Register Descriptions
Backlight Register Descriptions
Independent Sink Register Descriptions
Outline Dimensions
Ordering Guide50

REVISION HISTORY

1/14—Rev. 0 to Rev. A

3/11—Revision 0: Initial Version

SPECIFICATIONS

 $VIN = 3.6 \text{ V}, SCL = 2.7 \text{ V}, SDA = 2.7 \text{ V}, nINT = open, nRST = 2.7 \text{ V}, V_{D1:D9} = 0.4 \text{ V}, C1 = 1 \text{ }\mu\text{F}, C2 = 1 \text{ }\mu\text{F}, C_{OUT} = 1 \text{ }\mu\text{F}, typical values are at } \\ T_J = 25^{\circ}\text{C} \text{ and are not guaranteed}. \text{ Minimum and maximum limits are guaranteed from } T_J = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.} \\$

Table 1.

Parameter	arameter Symbol Test Conditions/Comments		Min	Тур	Max	Unit
SUPPLY						
Input Voltage						
Operating Range	V _{IN}		2.5		5.5	V
Startup Level	V _{IN(START)}	V _{IN} increasing		1.98	2.25	V
Low Level	V _{IN(STOP)}	V _{IN} decreasing	1.75	1.90		V
V _{IN(START)} Hysteresis	V _{IN(HYS)}	After startup		80		mV
UVLO Noise Filter	tuvlo			10		μs
Quiescent Current	IQ					
During Standby	I _{Q(STBY)}	$V_{IN} = 3.6 \text{ V}$, Bit nSTBY = 0, SCL = SDA = 0 V		0.25	1.0	μΑ
Current Consumption	$I_{Q(OFF)}$	$V_{IN} = 3.6 \text{ V}$, Bit nSTBY = 1, $I_{OUT} = 0 \text{ mA}$		245	325	μΑ
During Blinking Off Time		Measured during blinking off time				
Switching	$I_{Q(ACTIVE)}$	$V_{IN} = 3.6 \text{ V}$, Bit nSTBY = 1, $I_{OUT} = 0 \text{ mA}$				
		Gain = 1.0×		1.2	2.0	mA
		Gain = 1.5×		3.7	5.4	mA
		Gain = 2.0×		4.3	6.2	mA
OSCILLATOR		Charge pump gain = $2\times$				
Switching Frequency	f _{sw}		0.8	1	1.2	MHz
Duty Cycle	D			50		%
OUPUT CURRENT CONTROL						
Maximum Drive Current	I _{D1:D9(MAX)}	$V_{D1:D9} = 0.4 \text{ V}$				
$T_J = 25^{\circ}C$			23.0	25.0	27.0	mA
$T_J = -40$ °C to $+85$ °C			22.5		27.5	mA
LED Current Source Matching	I _{MATCH}					
All Current Sinks	I матсн9	$V_{D1:D9} = 0.4 \text{ V}$		1.4		%
D1 to D5 Current Sinks	I _{MATCH5}	$V_{D1:D5} = 0.4 \text{ V}$		1.1		%
Leakage Current on LED Pins	I _{D1:D9(LKG)}	$V_{IN} = 5.5 \text{ V}, V_{D1:D9} = 2.5 \text{ V}, \text{ Bit nSTBY} = 1$			0.5	μΑ
Equivalent Output Resistance	Rout					
$Gain = 1 \times$		$V_{IN} = 3.6 \text{ V}, I_{OUT} = 100 \text{ mA}$		0.5		Ω
$Gain = 1.5 \times$		$V_{IN} = 3.1 \text{ V, } I_{OUT} = 100 \text{ mA}$		3.0		Ω
$Gain = 2 \times$		$V_{IN} = 2.5 \text{ V}, I_{OUT} = 100 \text{ mA}$		3.8		Ω
Regulated Output Voltage	$V_{\text{OUT(REG)}}$	$V_{IN} = 3 \text{ V, gain} = 2 \times, I_{OUT} = 10 \text{ mA}$	4.4	4.9	5.2	V
AUTOMATIC GAIN SELECTION						
Minimum Voltage						
Gain Increases	$V_{HR(UP)}$	Decrease V _{DX} until the gain switches up	145	200	240	mV
Minimum Current Sink Headroom Voltage	V _{HR(MIN)}	$I_{DX} = I_{DX(MAX)} \times 95\%$			210	mV
Gain Delay	t _{GAIN}	The delay after gain has changed and before gain is allowed to change again		100		μs
FAULT PROTECTION						
Startup Charging Current Source	I _{SS}	$V_{IN} = 3.6 \text{ V}, V_{OUT} = 0.8 \times V_{IN}$	3.5	7	11	mA
Output Voltage Threshold	Vout					
Exit Soft Start	V _{OUT(START)}	V _{OUT} rising		$0.92 \times V_1$	N	V
Short-Circuit Protection	V _{OUT(SC)}	V _{оит} falling		$0.55 \times V_1$	N	V
Output Overvoltage Protection	V _{OVP}					
Activation Level				5.7	6.0	V
OVP Recovery Hysteresis				500		mV

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Thermal Shutdown						
Threshold	TSD	Increasing temperature		150		°C
Hysteresis	TSD _(HYS)			20		°C
Isolation from Input to Output During Fault	loutlkg	$V_{IN} = 5.5 \text{ V}, V_{OUT} = 0 \text{ V}, \text{ Bit nSTBY} = 0$			1	μΑ
Time to Validate a Fault	tFAULT			2		μs
I ² C INTERFACE						
V _{DDIO} Voltage Operating Range	V_{DDIO}				5.5	V
Logic Low Input	V_{IL}	$V_{IN} = 2.5 V$			0.5	V
Logic High Input	V _{IH}	$V_{IN} = 5.5 V$	1.55			V
I ² C TIMING SPECIFICATIONS		Guaranteed by design				
Delay from Reset Deassertion to I ² C Access	treset				20	μs
SCL Clock Frequency	f_{SCL}				400	kHz
SCL High Time	t _{HIGH}		0.6			μs
SCL Low Time	t _{LOW}		1.3			μs
Setup Time						
Data	tsu, dat		100			ns
Repeated Start	t _{SU, STA}		0.6			μs
Stop Condition Hold Time	t su, sto		0.6			μs
Data	t _{HD, DAT}		0		0.9	μs
Start/Repeated Start	t _{HD} , sta		0.6			μs
Bus Free Time (Stop and Start Conditions)	t _{BUF}		1.3			μs
Rise Time (SCL and SDA)	t _R		$20 + 0.1 \times C_B$		300	ns
Fall Time (SCL and SDA)	t _F		$20 + 0.1 \times C_B$		300	ns
Pulse Width of Suppressed Spike	t _{SP}		0		50	ns
Capacitive Load Per Bus Line	C _B				400	рF




Figure 2. I^2C Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 2.

14010 2.	
Parameter	Rating
VIN, VOUT to GND	−0.3 V to +6 V
D1, D2, D3, D4, D5, D6, D7, D8, and D9 to GND	-0.3 V to +6 V
nINT, nRST, SCL, and SDA to GND	−0.3 V to +6 V
Output Short-Circuit Duration	Indefinite
Operating Ambient Temperature Range	-40°C to +85°C1
Operating Junction Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Soldering Conditions	JEDEC J-STD-020
ESD (Electrostatic Discharge)	
Human Body Model (HBM)	±2.0 kV
Charged Device Model (CDM)	±1.5 kV

¹ The maximum operating junction temperature (T_{J(MAX)}) supersedes the maximum operating ambient temperature (T_{A(MAX)}). See the Maximum Temperature Ranges section for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to GND.

MAXIMUM TEMPERATURE RANGES

The maximum operating junction temperature ($T_{J(MAX)}$) supersedes the maximum operating ambient temperature ($T_{A(MAX)}$). Therefore, in situations where the ADP8866 is exposed to poor thermal resistance and a high power dissipation (P_D), the maximum ambient temperature may need to be derated. In these cases, the ambient temperature maximum can be calculated with the following equation:

 $T_{A(MAX)} = T_{J(MAX)} - (\theta_{JA} \times P_{D(MAX)}).$

THERMAL RESISTANCE

The θ_{JA} (junction to air) and θ_{JC} (junction to case) are determined according to JESD51-9 on a 4-layer printed circuit board (PCB) with natural convection cooling. The exposed pad must be soldered to GND.

Table 3. Thermal Resistance

Package Type	θја	Ө лс	Unit
LFCSP	38.6	3.56	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. LFCSP Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
14	VIN	Battery Voltage 2.5 V to 5.5 V.
3	D1	LED Sink 1 Output.
2	D2	LED Sink 2 Output.
1	D3	LED Sink 3 Output.
20	D4	LED Sink 4 Output.
19	D5	LED Sink 5 Output.
18	D6	LED Sink 6 Output.
17	D7	LED Sink 7 Output.
16	D8	LED Sink 8 Output.
4	D9	LED Sink 9 Output.
13	VOUT	Charge Pump Output.
11	C1+	Charge Pump C1+.
9	C1-	Charge Pump C1–.
12	C2+	Charge Pump C2+.
10	C2-	Charge Pump C2–.
15	GND	Ground. Connect the exposed paddle to GND.
8	nINT	Processor Interrupt (Active Low). Requires an external pull-up resistor. If this pin is not used, it can be left floating. Alternatively, this pin can be set as the PWM input for implementing cABC dimming (see the PWM Dimming section).
5	nRST	Hardware Reset Input (Active Low). This bit resets the device to the default conditions. If not used, this pin must be tied above V _{IH(MAX)} .
7	SDA	I ² C Serial Data Input. Requires an external pull-up resistor.
6	SCL	I ² C Clock Input. Requires an external pull-up resistor.

TYPICAL PERFORMANCE CHARACTERISTICS

 $VIN = 3.6 \text{ V}, SCL = 2.7 \text{ V}, SDA = 2.7 \text{ V}, nRST = 2.7 \text{ V}, V_{D1:D9} = 0.4 \text{ V}, I_{OUT} = 0 \text{ mA}, C_{IN} = 1 \text{ }\mu\text{F}, C1 = 1 \text{ }\mu\text{F}, C2 = 1 \text{ }\mu\text{F}, C_{OUT} = 1 \text{ }\mu\text{F}, T_A = 25 ^{\circ}\text{C}, unless otherwise noted.}$




Figure 4. Typical Operating Current, $G = 1 \times$




Figure 5. Typical Operating Current, $G = 1.5 \times$




Figure 6. Typical Operating Current, $G = 2 \times$




Figure 7. Typical Off Time Current (I_{Q(OFF)})




Figure 8. Typical Standby I_Q




Figure 9. Typical Diode Current vs. V_{IN}




Figure 10. Typical Diode Matching vs. V_{IN}




Figure 11. Typical Diode Matching vs. Current Sink Headroom Voltage (VHR)




Figure 12. Typical Diode Current vs. Current Sink Headroom Voltage (V_{HR})




Figure 13. Typical Change in Diode Current vs. Temperature




Figure 14. Typical R_{OUT} ($G = 1 \times$) vs. V_{IN}




Figure 15. Typical R_{OUT} ($G = 1.5 \times$) vs. V_{IN}




Figure 16. Typical R_{OUT} ($G = 2 \times$) vs. V_{IN}




Figure 17. Typical Output Soft Start Current, Iss



Figure 18. Typical Average I_{OUT} vs. PWM Duty ($f_{PWM} = 300 \text{ Hz}$)




Figure 19. Typical I^2C Thresholds, V_H and V_L




Figure 20. Typical Regulated Output Voltage (Vout(REG))




Figure 21. Typical Overvoltage Protection (OVP) Threshold




Figure 22. Typical Efficiency (Each LED Set to 25 mA)




Figure 23. Typical Operating Waveforms, $G = 1 \times$




Figure 24. Typical Operating Waveforms, $G = 1.5 \times$




Figure 25. Typical Operating Waveforms, $G = 2 \times$




Figure 26. Typical Startup Waveforms

THEORY OF OPERATION

The ADP8866 combines a programmable backlight LED charge pump driver with automatic blinking functions. Nine LED drivers can be independently programmed at currents up to 25 mA. The current level, fade time, and blinking rate can be programmed once and executed autonomously on a loop. Separate fade-in and fade-out times can be set for the backlight LEDs.

Driving all of this is a two capacitor charge pump with gains of $1\times$, $1.5\times$, and $2\times$. This setup is capable of driving a maximum I_{OUT} of 240 mA from a supply of 2.5 V to 5.5 V. A full suite of safety features including short-circuit, overvoltage, and overtemperature protection allows easy implementation of a safe and robust design. Additionally, input inrush currents are limited via an integrated soft start combined with controlled input to output isolation.




Figure 27. Detailed Block Diagram

POWER STAGE

Typical white LEDs require up to 4 V to drive them. Therefore, some form of boosting is required to cover the typical Li Ion battery voltage variation. The ADP8866 accomplishes this with a high efficiency charge pump capable of producing a maximum I_{OUT} of 240 mA over the entire input voltage range of 2.5 V to 5.5 V. Charge pumps use the basic principle that a capacitor stores charge based on the voltage applied to it, as shown in the following equation:

$$Q = C \times V \tag{1}$$

By charging the capacitors in different configurations, the charge and, therefore, the gain can be optimized to deliver the voltage required to power the LEDs. Because a fixed charging and discharging combination must be used, only certain multiples of gain are available. The ADP8866 is capable of automatically optimizing the gain (G) from 1×, 1.5×, and 2×. These gains are accomplished with two capacitors and an internal switching network.

In $G = 1 \times$ mode, the switches are configured to pass VIN directly to VOUT. In this mode, several switches are connected in parallel to minimize the resistive drop from input to output. In $G = 1.5 \times$ and $G = 2 \times$ modes, the switches alternatively charge from the battery and discharge into the output. For $G = 1.5 \times$,

the capacitors are charged from VIN in series and are discharged to VOUT in parallel. For $G=2\times$, the capacitors are charged from VIN in parallel and are discharged to VOUT in parallel. In certain fault modes, the switches are opened and the output is physically isolated from the input.

Automatic Gain Selection

Each LED that is driven requires a current source. The voltage on this current source must be greater than a minimum headroom voltage (V_{HR(MIN}) in Table 1) to maintain accurate current regulation. The gain is automatically selected based on the minimum voltage (V_{DX}) at all of the current sources. At startup, the device is placed into $G = 1 \times \text{mode}$ and the output charges to VIN. If any V_{DX} level is less than the required headroom, the gain is increased to the next step ($G = 1.5 \times$). A 100 µs delay is allowed for the output to stabilize prior to the next gain switching decision. If there remains insufficient current sink headroom, the gain is increased again to 2×. Conversely, to optimize efficiency, it is not desirable for the output voltage to be too high. Therefore, the gain reduces when the headroom voltage is too great. This point (labeled V_{DMAX} in Figure 28) is internally calculated to ensure that the lower gain still results in ample headroom for all the current sinks. The entire cycle is illustrated in Figure 28.




Figure 28. State Diagram for Automatic Gain Selection

Note that the gain selection criteria applies only to active current sources. If a current source has been deactivated through an I²C command (that is, only five LEDs are used for an application), the voltages on the deactivated current sources are ignored.

Soft Start Feature

At startup (either from UVLO activation or fault/standby recovery), the output is first charged by I_{SS} (7.0 mA typical) until it reaches about 92% of V_{IN} . This soft start feature reduces the inrush current that is otherwise present when the output capacitance is initially charged to V_{IN} . When this point is reached, the controller enters $1\times$ mode. If the output voltage is not sufficient, the automatic gain selection determines the optimal point as defined in the Automatic Gain Selection section.

OPERATING MODES

There are four different operating modes: active, standby, shutdown, and reset.

Active Mode

In active mode, all circuits are powered up and in a fully operational state. This mode is entered when nSTBY (in Register MDCR) is set to 1.

Standby Mode

Standby mode disables all circuitry except for the I^2C receivers. Current consumption is reduced to less than 1 $\mu A.$ This mode is entered when nSTBY is set to 0 or when the nRST pin is held

low for more than 100 μs (maximum). When standby is exited, a soft start sequence is performed.

Shutdown Mode

Shutdown mode disables all circuitry, including the I^2C receivers. Shutdown occurs when $V_{\rm IN}$ is below the undervoltage thresholds. When $V_{\rm IN}$ rises above $V_{\rm IN(START)}$ (2.0 V typical), all registers are reset and the part is placed into standby mode.


Reset Mode

In reset mode, all registers are set to their default values and the part is placed into standby. There are two ways to reset the part: power on reset (POR) and the nRST pin. POR is activated anytime that the part exits shutdown mode. After a POR sequence is complete, the part automatically enters standby mode.

After startup, the part can be reset by pulling the nRST pin low. As long as the nRST pin is low, the part is held in a standby state but no I²C commands are acknowledged (all registers are kept at their default values). After releasing the nRST pin, all registers remain at their default values, and the part remains in standby; however, the part does accept I²C commands.

The nRST pin has a 50 μ s (typical) noise filter to prevent inadvertent activation of the reset function. The nRST pin must be held low for this entire time to activate reset.

The operating modes function according to the timing diagram in Figure 29.



LED GROUPS

The nine LED channels can be separated into two groups: backlight (BL) and independent sinks (ISC). The group select is done in Register 0x09 and Register 0x0A, with the default being that all LEDs are part of the backlight.

Each group has its own fade-in and fade-out times (Register 0x12 for backlight and Register 0x22 for ISCs). Each group also has its own master enable located in Register 0x01. However, this master enable is overwritten if any of the SCx_EN bits (Register 0x1A and Register 0x1B) in a group are set high. This allows complete independent control of each LED channel in both groups.

OUTPUT CURRENT SETTINGS

The current setting is determined by a 7-bit code programmed by the user into diode current control registers (Register 0x13 for the backlight and Register 0x23 to Register 0x2B for the independent sinks). The 7-bit resolution allows the user to set the backlight to one of 128 different levels between 0 mA and 25 mA. The ADP8866 implements a square law algorithm to achieve a nonlinear relationship between input code and backlight current. The LED output current (in milliamperes) is determined by the following equation:

$$LED_Current(mA) = \left(Code \times \frac{\sqrt{Full - Scale\ Current}}{127}\right)^{2}$$
 (2)

where:

Code is the input code programmed by the user. *Full-Scale Current* is the maximum sink current allowed per LED.

OUTPUT CURRENT RANGE SELECTION

The default maximum current range of each sink of the ADP8866 is 25.0 mA (typical). However, the ADP8866 also allows the user to select an alternative maximum current range to be applied to one or more LEDs. This alternate current range still has 128 codes for its current setting. This provides improved resolution when operating at reduced maximum currents. One of up to 60 alternate current ranges can be selected. An example of some of the available current ranges is shown below. For the complete list, see Table 23.

Table 5. Example Current Range Options in Register 0x07

LEVEL_SET Code	Range
000010	25.00 mA
001100	12.50 mA
010110	8.33 mA
100000	6.25 mA
101010	5.00 mA




Figure 30. Output Code Effect on Various LEVEL_SET Ranges

The LEDs that receive this alternate current range are determined by the DxLVL bits in Register 0x07 and Register 0x08.

PWM DIMMING

Setting the LEVEL_SET code to 111111 (binary) allows the ADP8866 to dim its LEDs based on a PWM signal applied to the nINT pin. The LED output current is pulse width modulated with the signal applied to the nINT pin. The typical waveform and timing are shown in Figure 29. Due to the inherent delays and rise/fall times of this system, the best accuracy of the average output current is obtained with PWM frequencies below 1 kHz.




Figure 31. PWM Input Waveform and Resultant LED Current

In this mode, the nINT pin functions as an input. It no longer provides notification of the INT_STAT register.

AUTOMATED FADE-IN AND FADE-OUT

The LED drivers are easily configured for automated fade-in and fade-out. Sixteen fade-in and fade-out rates can be selected via the I²C interface. Fade-in and fade-out rates range from 0.0 sec to 1.75 sec (per full-scale current). Separate fade times are assigned to the backlight LEDs and the ISC LEDs (see the LED Groups section). The BLOFF_INT bit in Register 0x02 can be used to flag the interrupt pin when an automated backlight fade-out has occurred.

The fade profile is based on the transfer law selected (square, Cubic 10, or Cubic 11) and the delta between the actual current and the target current. Smaller changes in current reduce the fade time. For square law fades, the fade time is given by

Fade Time = Fade Rate
$$\times$$
 (Code/127) (4)

where the Fade Rate is shown in Table 6.

Table 6. Available Fade-In and Fade-Out Times

Code	Fade Rate (Seconds per 128 Codes)
0000	0.0
0001	0.05
0010	0.10
0011	0.15
0100	0.20
0101	0.25
0110	0.30
0111	0.35
1000	0.40
1001	0.45
1010	0.50
1011	0.75
1100	1.0
1101	1.25
1110	1.50
1111	1.75

The Cubic 10 and Cubic 11 laws also use the square backlight currents in Equation 3; however, the time between each step is varied to produce a steeper slope at higher currents and a shallower slope at lighter currents (see Figure 32).




Figure 32. Comparison of the Dimming Transfers Law 25 mA Scale Shown

CABC FADE DISABLE

The fade settings applied to the backlight in Register 0x12 are also used when the BLMX (Register 0x13) current is changed. This provides a smooth transition to new backlight current levels.

However, in some modes of operation, this feature is not desired. For example, during cABC (content adjustable

brightness control) operation, the BLMX register is updated as often as 60 times per second. And the changes to BLMX must be implemented as soon as possible. Therefore, the ADP8866 has a unique mode that allows the backlight to have very fast changes after the initial ramp in and ramp out. This mode is entered when CABCFADE in Register 0x10 is set high.

In this mode, the backlight fades in when BL_EN and nSTBY in Register 0x01 are set high, and it fades out when BL_EN or nSTBY is set low. However, after the fade-in is complete, any changes to the BLMX register result in near instantaneous changes to the backlight current. The situation is illustrated in Figure 33.




Figure 33. Effect of the CABCFADE Bit

INDEPENDENT SINK CONTROL (ISC)

Each of the nine LEDs can be configured (in Register 0x10 and Register 0x11) to operate as either part of the backlight or an independent sink current (ISC). Each ISC can be enabled independently and has its own current level. All ISCs share the same fade-in rates, fade-out rates, and fade law.

The ISCs have additional timers to facilitate blinking functions. A shared on timer (SCON), used in conjunction with the off timers of each ISC (SC1OFF, SC2OFF, SC3OFF, SC4OFF, SC5OFF, SC6OFF, and SC7OFF; see Register 0x1C through Register 0x21) allow the LED current sinks to be configured in various blinking modes. The on and off times are listed in the Register Descriptions section. Blink mode is activated by setting the off timers to any setting other than disabled.




Figure 34. LEDx Blink Mode with Fading

Program all fade-in and fade-out timers before enabling any of the LED current sinks. If ISCx is on during a blink cycle and SCx_EN in Register 0x1B is cleared, it turns off (or fades to off if fade-out is enabled). If ISCx is off during a blink cycle and SCx_EN is cleared, it stays off.

ADVANCED BLINKING CONTROLS

Diode D1 to Diode D5 have basic blinking controls, while Channel D6 to Channel D9 have much more advanced capabilities. These advanced features include

- Programmable delays: Register 0x3C to Register 0x3F set the individual delays for D6 to D9. Delays are activated when the individual diode is enabled. Delay times range from 0 sec to 1.270 sec in 10 ms increments.
- Additional off time selections: D6 to D9 off times that range from 0 sec to 12.5 sec in 100 ms increments (Register 0x1E to Register 0x21). The off times can also be set to off, which turns the channel off at the completion of the blink cycle. The LED turns on again when the enable signal is toggled.
- Heartbeat mode: This mode allows a double pulse to be issued in a fully automated and customizable loop. Register 0x2C through Register 0x35 control the heartbeat effect. Up to four channels (D6 to D9) can be configured to operate in the heartbeat mode. The approximate shape of the heartbeat is shown in Figure 35:




Figure 35. Customizable Heartbeat Pulse

SHORT-CIRCUIT PROTECTION (SCP) MODE

The ADP8866 can protect against short circuits on the output $(V_{\rm OUT})$. Short-circuit protection (SCP) is activated at the point when $V_{\rm OUT}$ < 55% of $V_{\rm IN}$. Note that this SCP sensing is disabled during startup and restart attempts (fault recovery). SCP sensing is reenabled 4 ms (typical) after activation. During a short-circuit fault, the device enters a low current consumption state and an interrupt flag is set. The device can be restarted at any time after receiving a short-circuit fault by simply rewriting nSTBY = 1 in Register 0x01. It then repeats another complete soft start sequence. Note that the value of the output capacitance ($C_{\rm OUT}$) should be small enough to allow $V_{\rm OUT}$ to reach approximately 55% (typical) of $V_{\rm IN}$ within the 4 ms (typical) time. If $C_{\rm OUT}$ is too large, the device inadvertently enters short-circuit protection.

OVERVOLTAGE PROTECTION (OVP)

Overvoltage protection is implemented on the VOUT pin. There are two types of overvoltage events: normal (no fault) and abnormal.

Normal (No Fault) Overvoltage

In this case, the VOUT pin voltage approaches $V_{\rm OUT(REG)}$ (4.9 V typical) during normal operation. This is not caused by a fault or load change but is simply a consequence of the input voltage times the gain reaching the clamped output voltage $V_{\rm OUT(REG)}$. To prevent this, the ADP8866 detects when the output voltage rises to $V_{\rm OUT(REG)}$. It then increases the effective $R_{\rm OUT}$ of the gain stage to reduce the voltage that is delivered. This effectively regulates $V_{\rm OUT}$ to $V_{\rm OUT(REG)}$; however, there is a limit to the effect that this system can have on regulating $V_{\rm OUT}$. It is designed only for normal operation and is not intended to protect against faults or sudden load changes. During this mode, no interrupt is set, and the operation is transparent to the LEDs and overall application.

The automatic gain selection equations take into account the additional drop within R_{OUT} to maintain optimum efficiency.

Abnormal (Fault/Sudden Load Change) Overvoltage

Because of the open loop behavior of the charge pump, as well as how the gain transitions are computed, a sudden load change or fault can abnormally force V_{OUT} beyond 6 V. If the event happens slowly enough, the system first tries to regulate the output to 4.9 V as in a normal overvoltage scenario. However, if this is not sufficient, or if the event happens too quickly, the ADP8866 enters overvoltage protection mode when V_{OUT} exceeds the OVP threshold (typically 5.7 V). In this mode, only the charge pump is disabled to prevent V_{OUT} from rising too high. The current sources and all other device functionality remain intact. When the output voltage falls by about 500 mV (to 5.2 V typical), the charge pump resumes operation. If the fault or load step recurs, the process may repeat. An interrupt flag is set at each OVP instance.

THERMAL SHUTDOWN (TSD)/OVERTEMPERATURE PROTECTION

If the die temperature of the ADP8866 rises above a safety limit (150°C typical), the controllers enter TSD protection mode. In this mode, most of the internal functions are shut down, the part enters standby, and the TSD_INT interrupt is set (see Register 0x02). When the die temperature decreases below ~130°C, the part is allowed to be restarted. To restart the part, simply remove it from standby. No interrupt is generated when the die temperature falls below 130°C. However, if the software clears the pending TSD_INT interrupt and the temperature remains above 130°C, another interrupt is generated.

The complete state machine for these faults (SCP, OVP, and TSD) is shown in Figure 36.




Figure 36. Fault State Machine

INTERRUPTS

There are four interrupt sources available on the ADP8866.

- Independent sink off: when all independent sinks that are assigned with the DxOFFINT bits high in Register 0x04 and Register 0x05 have faded to off, this interrupt (ISCOFF_INT, Register 0x02) is set.
- Backlight off: at the end of each automated backlight fadeout, this interrupt (BLOFF_INT, Register 0x02) is set.
- Overvoltage protection: OVP_INT (see Register 0x02) is generated when the output voltage exceeds 5.7 V (typical).
- Thermal shutdown circuit: an interrupt (TSD_INT, Register 0x02) is generated when entering overtemperature protection.
- Short-circuit detection: SHORT_INT (see Register 0x02) is generated when the device enters short-circuit protection mode.

The interrupt (if any) that appears on the nINT pin is determined by the bits mapped in Register INT_EN, 0x03. To clear an interrupt, write a 1 to the interrupt in the INT_STAT register, 0x02, or reset the part.

BACKLIGHT OFF INTERRUPT

The backlight off interrupt (BLOFF_INT) is set when the backlight completes a fade-out. This feature is useful to synchronize the backlight turn off with the LCD display driver.




Figure 37. Backlight Off Interrupt Timing Diagram

INDEPENDENT SINK OFF INTERRUPT

The independent sink off interrupt (ISCOFF_INT) is generated when all the independent sinks assigned in Register 0x04 and Register 0x05 have faded to off. This can happen during a blinking profile (where SCxOFF does not equal disabled) or when an ISC is disabled. Note that even with fade-out set to 0, an ISCOFF_INT is still set.




Figure 38. Independent Sink Off Interrupt Timing Diagram

APPLICATIONS INFORMATION

The ADP8866 allows the charge pump to operate efficiently with a minimum of external components. Specifically, the user must select an input capacitor ($C_{\rm IN}$), output capacitor ($C_{\rm OUT}$), and two charge pump fly capacitors (C1 and C2). $C_{\rm IN}$ should be 1 μF or greater. The value must be high enough to produce a stable input voltage signal at the minimum input voltage and maximum output load. A 1 μF capacitor for $C_{\rm OUT}$ is recommended. Larger values are permissible, but care must be exercised to ensure that VOUT charges above 55% (typical) of VIN within 4 ms (typical). See the Short-Circuit Protection (SCP) Mode section for more detail.

For best practice, it is recommended that the two charge pump fly capacitors be 1 μF ; larger values are not recommended and smaller values may reduce the ability of the charge pump to deliver maximum current. For optimal efficiency, the charge pump fly capacitors should have low equivalent series resistance (ESR). Low ESR X5R or X7R capacitors are recommended for all four components. Minimum voltage ratings should adhere to the guidelines in Table 7:

Table 7. Capacitor Stress in Each Charge Pump Gain State

Capacitor	Gain = 1×	Gain = 1.5×	Gain = 2×
C _{IN} (Input Capacitor)	VIN	VIN	VIN
C _{OUT} (Output Capacitor)	VIN	VIN × 1.5 (Max of 5.5 V)	VIN × 2.0 (Max of 5.5 V)
C1 (Charge Pump Capacitor)	None	VIN ÷ 2	VIN
C2 (Charge Pump Capacitor)	None	VIN ÷ 2	VIN

Any color LED can be used provided that the Vf (forward voltage) is less than 4.3 V. However, using lower Vf LEDs reduces the input power consumption by allowing the charge pump to operate at lower gain states.

The equivalent model for a charge pump is shown in Figure 39.




Figure 39. Charge Pump Equivalent Circuit Model

The input voltage is multiplied by the gain (G) and delivered to the output through an effective charge pump resistance (R_{OUT}). The output current flows through R_{OUT} and produces an IR drop, which yields

$$V_{OUT} = G \times V_{IN} - I_{OUT} \times R_{OUT}(G)$$
 (6)

The R_{OUT} term is a combination of the R_{DSON} resistance for the switches used in the charge pump and a small resistance that accounts for the effective dynamic charge pump resistance. The R_{OUT} level changes based upon the gain (the configuration of the

switches). Typical R_{OUT} values are given in Table 1 and Figure 14 and Figure 16.

 V_{OUT} is also equal to the largest Vf of the LEDs used plus the voltage drop across the regulating current source. This gives

$$V_{OUT} = V f_{(MAX)} + V_{DX} \tag{7}$$

Combining Equation 6 and Equation 7 gives

$$V_{IN} = (Vf_{(MAX)} + V_{DX} + I_{OUT} \times R_{OUT}(G))/G$$
(8)

This equation is useful for calculating approximate bounds for the charge pump design.

Determining the Transition Point of the Charge Pump

Consider the following design example where:

 $Vf_{(MAX)} = 3.7 V$

 $I_{OUT} = 140 \text{ mA}$ (7 LEDs at 20 mA each)

 $R_{OUT}(G = 1.5 \times) = 3 \Omega$ (obtained from Figure 12)

At the point of a gain transition, $V_{DX} = V_{HR(UP)}$. Table 1 gives the typical value of $V_{HR(UP)}$ as 0.2 V. Therefore, the input voltage level when the gain transitions from 1.5× to 2× is

$$V_{IN} = (3.7 \text{ V} + 0.2 \text{ V} + 140 \text{ mA} \times 3 \Omega)/1.5 = 2.88 \text{ V}$$

LAYOUT GUIDELINES

- For optimal noise immunity, place the C_{IN} and C_{OUT} capacitors as close to their respective pins as possible.
 These capacitors should share a short ground trace. If the LEDs are a significant distance from the VOUT pin, another capacitor on VOUT, placed closer to the LEDs, is advisable.
- For optimal efficiency, place the charge pump fly capacitors as close to the part as possible.
- The ground pin should be connected at the ground for the input and output capacitors. The LFCSP exposed pad must be soldered at the board to the GND pin.
- Unused diode pins [D1:D9] can be connected to ground or VOUT or remain floating. However, the unused diode current sinks must be removed from the charge pump gain calculation by setting the appropriate DxPWR bits high in Register 0x09 and Register 0x0A.
- If the interrupt pin (nINT) is not used, connect it to ground or leave it floating. Never connect it to a voltage supply, except through a $\geq 1~\mathrm{k}\Omega$ series resistor.
- The ADP8866 has an integrated noise filter on the nRST pin. Under normal conditions, it is not necessary to filter the reset line. However, if exposed to an unusually noisy signal, it is beneficial to add a small RC filter or bypass capacitor on this pin. If the nRST pin is not used, it must be pulled well above the V_{IH(MAX)} level (see Table 1). Do not allow the nRST pin to float.

I²C PROGRAMMING AND DIGITAL CONTROL

The ADP8866 provides full software programmability to facilitate its adoption in various product architectures. The I^2C address is 0100111x (x = 0 during write, x = 1 during read). Therefore, the write address is 0x4E, and the read address is 0x4E.

Notes on the general behavior of registers:

 All registers are set to default values on reset or in case of a UVLO event.

- All registers are read/write unless otherwise specified
- Unused bits are read-as-zero.

Table 8 through Table 103 provide register and bit descriptions. The reset value for all bits in the bit map tables is all 0s, except in Table 9 (see Table 9 for its unique reset value). Wherever the acronym N/A appears in the tables, it means not applicable.




Figure 40. I²C Write Sequence




Figure 41. I²C Read Sequence

REGISTER DESCRIPTIONS

Table 8. Register Map

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00	MFDVID		Manufa	Manufacture ID			Device ID		
0x01	MDCR	Reserved	INT_CFG	NSTBY	ALT_GSEL	GDWN_DIS	SIS_EN	Reserved	BL_EN
0x02	INT_STAT	Reserved	ISCOFF_INT	BLOFF_INT	SHORT_INT	TSD_INT	OVP_INT	Reserved	Reserved
0x03	INT_EN	Reserved	ISCOFF_IEN	BLOFF_IEN	SHORT_IEN	TSD_IEN	OVP_IEN	Reserved	Reserved
0x04	ISCOFF_SEL1				Reserved	J.	l .	1	D9OFFINT
0x05	ISCOFF_SEL2	D8OFFINT	D70FFINT	D60FFINT	D50FFINT	D40FFINT	D3OFFINT	D2OFFINT	D10FFINT
0x06	GAIN_SEL			Reserved	•	•	1.5X_LIMIT	G_F	ORCE
0x07	LVL_SEL1	Reserved	D9LVL			LEVEL	SET		
0x08	LVL_SEL2	D8LVL	D7LVL	D6LVL	D5LVL	D4LVL	D3LVL	D2LVL	D1LVL
0x09	PWR_SEL1				Reserved	•			D9PWR
0x0A	PWR_SEL2	D8PWR	D7PWR	D6PWR	D5PWR	D4PWR	D3PWR	D2PWR	D1PWR
0x0B to 0x0F	Reserved			•	Reser	rved	•		
0x10	CFGR		Reserved		D9SEL	CABCFADE	BL_L	_AW	Reserved
0x11	BLSEL	D8SEL	D7SEL	D6SEL	D5SEL	D4SEL	D3SEL	D2SEL	D1SEL
0x12	BLFR		BL.	_FO			BL_	FI	
0x13	BLMX	Reserved				BL_MC			
0x14 to 0x19	Reserved				Reser	rved			
0x1A	ISCC1			Reserved			SC9_EN	SC_	LAW
0x1B	ISCC2	SC8_EN	SC7_EN	SC6_EN	SC5_EN	SC4_EN	SC3_EN	SC2_EN	SC1_EN
0x1C	ISCT1		SC	ON		Rese	rved	SC5	OFF
0x1D	ISCT2	SC	C40FF SC30FF SC20FF SC10FF					OFF	
0x1E	OFFTIMER6	Reserved				SC6OFF			
0x1F	OFFTIMER7	Reserved				SC7OFF			_
0x20	OFFTIMER8	Reserved				SC8OFF			_
0x21	OFFTIMER9	Reserved				SC9OFF			
0x22	ISCF		SC	FO			SCI	FI	_
0x23	ISC1	Reserved				SCD1			
0x24	ISC2	Reserved				SCD2			
0x25	ISC3	Reserved				SCD3			
0x26	ISC4	Reserved				SCD4			
0x27	ISC5	Reserved				SCD5			
0x28	ISC6	Reserved				SCD6			
0x29	ISC7	Reserved				SCD7			
0x2A	ISC8	Reserved				SCD8			
0x2B	ISC9	Reserved				SCD9			
0x2C	HB_SEL		Rese	erved		D9HB_EN	D8HB_EN	D7HB_EN	D6HB_EN
0x2D	ISC6_HB	Reserved				SCD6_HB			
0x2E	ISC7_HB	Reserved				SCD7_HB			
0x2F	ISC8_HB	Reserved				SCD8_HB			
0x30	ISC9_HB	Reserved				SCD9_HB			
0x31	OFFTIMER6_HB	Reserved				SC6OFF_HB			
0x32	OFFTIMER7_HB	Reserved				SC7OFF_HB			
0x33	OFFTIMER8_HB	Reserved				SC8OFF_HB			
0x34	OFFTIMER9_HB	Reserved				SC9OFF_HB			
0x35	ISCT_HB		Rese	erved			SCON	_HB	
0x36 to 0x3B	Reserved					Reserved			
0x3C	DELAY6	Reserved				DELAY6			
0x3D	DELAY7	Reserved				DELAY7			
0x3E	DELAY8	Reserved				DELAY8			
0x3F	DELAY9	Reserved				DELAY9			

Manufacturer and Device ID (MFDVID)—Register 0x00

Multiple device revisions are tracked by the device ID field. This is a read-only register.

Table 9. MFDVID Manufacturer and Device ID Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Manufacture ID					Devi	ce ID	
0	1	0	1	0	0	1	1

Mode Control Register (MDCR)—Register 0x01

Table 10. MDCR Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	INT_CFG	NSTBY	ALT_GSEL	GDWN_DIS	SIS_EN	Reserved	BL_EN

Table 11.

Bit Name	Bit No.	Description
N/A	7	Reserved.
INT_CFG	6	Interrupt configuration.
		$1 = \text{processor}$ interrupt deasserts for 50 μ s and reasserts with pending events.
		0 = processor interrupt remains asserted if the host tries to clear the interrupt while there is a pending event.
NSTBY	5	1 = device is in normal mode.
		$0 =$ device is in standby, only I^2C is enabled.
ALT_GSEL	4	$1 =$ charge pump gain is automatically set to $1 \times$ every time that the BLMX (Register 0x13) is written to.
		0 = writing to BLMX (Register 13) has no unique effect on the charge pump gain.
GDWN_DIS	3	1 = the charge pump does not switch down in gain until all LEDs are off. The charge pump switches up in gain as needed. This feature is useful if the ADP8866 charge pump is used to drive an external load.
		0 = the charge pump automatically switches up and down in gain. This provides optimal efficiency but is not suitable for driving external loads (other than those connected to the ADP8866 diode drivers).
SIS_EN	2	Master enable for independent sinks.
		1 = enables all LED current sinks designated as independent sinks. This bit has no effect if any of the SCx_EN bits that are part of the independent sinks group in Register 0x1A and Register 0x1B are set.
		0 = disables all sinks designated as independent sinks. This bit has no effect if any of the SCx_EN bits that are part of the independent sinks group in Register 0x1A and Register 0x1B are set.
N/A	1	Reserved.
BL_EN	0	Master enable for backlight sinks.
		1 = enables all LED current sinks designated as backlight.
		0 = disables all sinks designated as backlight.

Interrupt Status Register (INT_STAT)—Register 0x02

Table 12. INT_STAT Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ISCOFF_INT	BLOFF_INT	SHORT_INT	TSD_INT	OVP_INT	Reserved	

Table 13.

Bit Name	Bit No.	Description ¹
N/A	7	Reserved.
ISCOFF_INT	6	Independent sink off.
		1 = indicates that the controller has ramped all the independent sinks designated in Register 0x04 and Register 0x05 to off.
		0 = the controller has not ramped all designated independent sinks to off.
BLOFF_INT	5	Backlight off.
		1 = indicates that the controller has faded the backlight sinks to off.
		0 = the controller has not completed fading the backlight sinks to off.
SHORT_INT	4	Short-circuit error.
		1 = a short-circuit or overload condition on VOUT or current sinks was detected.
		0 = no short-circuit or overload condition was detected.
TSD_INT	3	Thermal shutdown.
		1 = device temperature is too high and has been shut down.
		0 = no overtemperature condition was detected.
OVP_INT	2	Overvoltage interrupt.
		$1 = \text{charge-pump output voltage has exceeded V}_{\text{OVP}}.$
		$0 = $ charge-pump output voltage has not exceeded V_{OVP} .
N/A	[1:0]	Reserved.

 $^{^{1}}$ Interrupt bits are cleared by writing a 1 to the flag; writing a 0 or reading the flag has no effect.

Interrupt Enable (INT_EN)—Register 0x03

Table 14. INT_EN Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ISCOFF_IEN	BLOFF_IEN	SHORT_IEN	TSD_IEN	OVP_IEN	Reserved	

Table 15.

Bit Name	Bit No.	Description
N/A	7	Reserved.
ISCOFF_IEN	6	Automated ISC off indicator.
		1 = the automated independent sink off indicator is enabled.
		0 = the automated independent sink off indicator is disabled.
BLOFF_IEN	5	Automated backlight off indicator.
		1 = the automated backlight off indicator is enabled.
		0 = the automated backlight off indicator is disabled.
		When this bit is set, an INT is generated anytime that a backlight fade-out is over. This occurs after an automated fade-out or after the completion of a backlight dimming profile. This is useful to synchronize the complete turn off for the backlights with other devices in the application.
SHORT_IEN	4	Short-circuit interrupt enabled. When the SHORT_INT status bit is set after an error condition, an interrupt is raised to the host if the SHORT_IEN flag is enabled.
		1 = the short-circuit interrupt is enabled.
		0 = the short-circuit interrupt is disabled (SHORT_INT flag is still asserted).
TSD_IEN	3	Thermal shutdown interrupt enabled. When the TSD_INT status bit is set after an error condition, an interrupt is
		raised to the host if the TSD_IEN flag is enabled.
		1 = the thermal shutdown interrupt is enabled.
		0 = the thermal shutdown interrupt is disabled (TSD_INT flag is still asserted).