## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Multifunction photometric front end
Fully integrated AFE, ADC, LED drivers, and timing core
Usable in a broad range of optical measurement applications, including photoplethysmography
Enables best-in-class ambient light rejection capability without the need for photodiode optical filters
Three 8 mA to $\mathbf{2 5 0} \mathbf{~ m A}$ LED drivers
Separate data registers for each LED/photodiode combination
1 to 8 optical inputs
Flexible, multiple, short LED pulses per optical sample
20-bit burst accumulator enabling 20 bits per sample period
On-board sample to sample accumulator, enabling up to 27 bits per data read
Low power operation
$1^{2} \mathrm{C}$ interface and 1.8 V analog/digital core
Flexible sampling frequency ranging from 0.122 Hz to
3.820 kHz

FIFO data operation

## APPLICATIONS

Body worn health and fitness monitors, for example, heart rate monitoring
Clinical measurements, for example, $\mathrm{SpO}_{2}$
Industrial monitoring
Background light measurements

## GENERAL DESCRIPTION

The ADPD103 is a highly efficient photometric front end with an integrated 14-bit analog-to-digital converter (ADC) and a 20-bit burst accumulator that works in concert with flexible light emitting diode (LED) drivers. It is designed to stimulate an LED and measure the corresponding optical return signal. The data output and functional configuration occur over a $1.8 \mathrm{~V} \mathrm{I}^{2} \mathrm{C}$ interface. The control circuitry includes flexible LED signaling and synchronous detection.
The analog front end (AFE) features best-in-class rejection of signal offset and corruption due to modulated interference commonly caused by ambient light.
Couple the ADPD103 with a low capacitance photodiode of $<100 \mathrm{pF}$ for optimal performance. The ADPD103 can be used with any LED.

[^0]
## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADPD103 Evaluation Board


## DOCUMENTATION

## Data Sheet

- ADPD103: Photometric Front End Data Sheet


## User Guides

- UG-947: Evaluating the ADPD103 Photometric Front End


## DESIGN RESOURCES $\square$

- ADPD103 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADPD103 EngineerZone Discussions.
SAMPLE AND BUY $\square$
Visit the product page to see pricing options.
TECHNICAL SUPPORT $\square$
Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
General Description .....  1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications ..... 4
Temperature and Power Specifications ..... 4
Performance Specifications ..... 5
Analog Specifications ..... 6
Digital Specifications ..... 7
Timing Specifications ..... 8
Absolute Maximum Ratings ..... 9
Thermal Resistance ..... 9
Recommended Soldering Profile ..... 9
ESD Caution ..... 9
Pin Configurations and Function Descriptions ..... 10
Typical Performance Characteristics ..... 12
Theory of Operation ..... 13
Introduction ..... 13
Dual Time Slot Operation ..... 13
Time Slot Switch ..... 14
Adjustable Sampling Frequency ..... 15
State Machine Operation. ..... 16
Normal Mode Operation and Data Flow ..... 16
AFE Operation. ..... 18
REVISION HISTORY
2/16—Revision B: Initial Version
AFE Integration Offset Adjustment ..... 18
$\mathrm{I}^{2} \mathrm{C}$ Serial Interface ..... 20
Typical Connection Diagram ..... 21
LED Driver Pins and LED Supply Voltage ..... 23
LED Driver Operation ..... 23
Determining the Average Current ..... 23
Determining Cvied ..... 23
LED Inductance Considerations ..... 24
Recommended Start-Up Sequence ..... 24
Reading Data ..... 24
Clocks and Timing Calibration ..... 26
Calculating Current Consumption ..... 27
Optimizing SNR per Watt ..... 27
Single AFE channel mode ..... 28
TIA_ADC Mode ..... 28
Digital Integrate Mode ..... 30
Register Listing ..... 34
LED Control Registers ..... 38
AFE Configuration Registers. ..... 41
System Registers ..... 46
ADC Registers ..... 50
Data Registers ..... 51
Outline Dimensions ..... 52
Ordering Guide ..... 52

## FUNCTIONAL BLOCK DIAGRAM



12722-001
Figure 1. Typical Functional Block Diagram

## SPECIFICATIONS <br> TEMPERATURE AND POWER SPECIFICATIONS

Table 1. Operating Conditions

| Parameter | Test Conditions/Comments | Min | Typ | Max |
| :--- | :--- | :--- | :---: | :---: |
| TEMPERATURE RANGE |  |  |  |  |
| Operating Range |  | -40 |  | +85 |
| Storage Range |  | -65 | ${ }^{\circ} \mathrm{C}$ |  |
| POWER SUPPLY VOLTAGES |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| VDD | Applied at the AVDD and DVDD pins | 1.7 | 1.8 | 1.9 |

$\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, ambient temperature, unless otherwise noted.
Table 2. Current Consumption ${ }^{1,2}$


[^1]
## PERFORMANCE SPECIFICATIONS

$\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ full operating temperature range, unless otherwise noted.
Table 3.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA AQUISITION <br> Resolution Resolution/Sample Resolution/Data Read | Single pulse <br> 64 to 255 pulses <br> 64 to 255 pulses and sample average $=128$ |  | $\begin{aligned} & 14 \\ & 20 \\ & 27 \end{aligned}$ |  | $\begin{aligned} & \text { Bits } \\ & \text { Bits } \end{aligned}$ Bits |
| LED DRIVER <br> LED Current Slew Rate ${ }^{1}$ <br> Rise <br> Fall <br> LED Peak Current Driver Compliance Voltage | Slew rate control setting $=0 ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{I}_{\text {LED }}=70 \mathrm{~mA}$ <br> Slew rate control setting $=7 ; T_{A}=25^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{LED}}=70 \mathrm{~mA}$ <br> Slew rate control setting $=0,1,2 ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{L}$ LeD $=70 \mathrm{~mA}$ <br> Slew rate control setting $=6,7 ; T_{A}=25^{\circ} \mathrm{C} ;$ LLed $=70 \mathrm{~mA}$ <br> LED pulse enabled <br> Voltage above ground required for LED driver operation | 8 <br> 0.2 | $\begin{aligned} & 240 \\ & 1400 \\ & 3200 \\ & 4500 \end{aligned}$ | 250 | $\mathrm{mA} / \mathrm{\mu s}$ <br> $\mathrm{mA} / \mu \mathrm{s}$ <br> $\mathrm{mA} / \mu \mathrm{s}$ <br> $\mathrm{mA} / \mu \mathrm{s}$ <br> mA <br> V |
| LED PERIOD <br> Sampling Frequency ${ }^{2}$ | AFE width $=4 \mu \mathrm{~s}$ <br> AFE width $=3 \mu \mathrm{~s}$ <br> Time Slot A only; normal mode; 1 pulse; OFFSET_LEDA $=23 \mu \mathrm{~s} ;$ PERIOD_LEDA $=19 \mu \mathrm{~s}$ <br> Time Slot B only; normal mode; 1 pulse; OFFSET_LEDA $=23 \mu \mathrm{~s} ;$ PERIOD_LEDA $=19 \mu \mathrm{~s}$ <br> Both time slots; normal mode; 1 pulse; OFFSET_LEDA $=23 \mu \mathrm{~s} ;$ PERIOD_LEDA $=19 \mu \mathrm{~s}$ <br> Time Slot A only; normal mode; 8 pulses; OFFSET_LEDA $=23 \mu \mathrm{~s} ;$ PERIOD_LEDA $=19 \mu \mathrm{~s}$ <br> Time Slot B only; normal mode; 8 pulses; OFFSET_LEDA $=23 \mu \mathrm{~s} ;$ PERIOD_LEDA $=19 \mu \mathrm{~s}$ <br> Both time slots; normal mode; 8 pulses; OFFSET_LEDA $=23 \mu \mathrm{~s} ;$ PERIOD_LEDA $=19 \mu \mathrm{~s}$ | $\begin{aligned} & \hline 19 \\ & 17 \\ & 0.122 \\ & 0.122 \\ & 0.122 \\ & 0.122 \\ & 0.122 \\ & 0.122 \\ & \hline \end{aligned}$ |  | 3230 3820 1750 2257 2531 1193 | $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> Hz <br> Hz <br> Hz <br> Hz <br> Hz <br> Hz |
| CATHODE PIN (PDC) VOLTAGE During All Sampling Periods During Slot A Sampling During Slot B Sampling During Sleep Periods | Register 0×54, Bit $7=0 \times 0$; Register $0 \times 3 \mathrm{C}$, Bit $9=1^{3}$ <br> Register 0x54, Bit $7=0 \times 0$; Register 0x3C, Bit $9=0$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[9: 8]=0 \times 0^{3}$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[9: 8]=0 \times 1$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[9: 8]=0 \times 2$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[9: 8]=0 \times 3^{4}$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[11: 10]=0 \times 0^{3}$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits[11:10] $=0 \times 1$ <br> Register 0 $\times 54$, Bit $7=0 \times 1$; Register 0x54, Bits[11:10] $=0 \times 2$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits[11:10] $=0 \times 3^{4}$ <br> Register $0 \times 54$, Bit $7=0 \times 0$; Register $0 \times 3 \mathrm{C}, \mathrm{Bit} 9=1$ <br> Register 0x54, Bit $7=0 \times 0$; Register 0x3C, Bit $9=0$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits[13:12] $=0 \times 0$ <br> Register 0x54, Bit $7=0 \times 1$; Register 0x54[13:12] $=0 \times 1$ <br> Register 0×54, Bit $7=0 \times 1$; Register $0 \times 54[13: 12]=0 \times 2$ <br> Register 0×54, Bit $7=0 \times 1$; Register 0x54[13:12] $=0 \times 3$ |  | $\begin{aligned} & 1.8 \\ & 1.3 \\ & 1.8 \\ & 1.3 \\ & 1.55 \\ & 0 \\ & 1.8 \\ & 1.3 \\ & 1.55 \\ & 0 \\ & 1.8 \\ & 1.3 \\ & 1.8 \\ & 1.3 \\ & 1.55 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| PHOTODIODE INPUT PINS/ ANODE VOLTAGE <br> During All Sampling Periods During Sleep Periods |  | 1.3 <br> Cathode voltage |  |  |  |

${ }^{1}$ LED inductance is negligible for these values. The effective slew rate slows with increased inductance.
${ }^{2}$ The maximum values in this specification are the internal ADC sampling rates in normal mode. The ${ }^{2}$ C read rates in some configurations may limit the actual output data rate of the device
${ }^{3}$ This mode may induce additional noise and is not recommended unless absolutely necessary. The 1.8 V setting uses $\mathrm{V}_{\mathrm{DD}}$, which contains greater amounts of differential voltage noise with respect to the anode voltage. A differential voltage between the anode and cathode injects a differential current across the capacitance of the photodiode of the magnitude $\mathrm{C} \times \mathrm{dV} / \mathrm{dt}$.
${ }^{4}$ This setting is not recommended for photodiodes because it causes a 1.3 V forward bias of the photodiode.

## ANALOG SPECIFICATIONS

$\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ full operating temperature range, unless otherwise noted. Compensation of the AFE offset is explained in the AFE Operation section.

Table 4.


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Total Output Noise Floor | Normal mode; per pulse; per channel; no LED; $\mathrm{C}_{\mathrm{PD}}=70 \mathrm{pF}$ |  |  |  |  |
|  | $25 \mathrm{k} \Omega$; referred to ADC input |  | 2.0 |  | LSB rms |
|  | $25 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{LED}$ pulse |  | 4.6 |  | nA rms |
|  | $25 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{SLED}$ pulse |  | 3.3 |  | nA rms |
|  | 25 k ; saturation signal-to-noise ratio (SNR) per pulse per channel ${ }^{4}$ |  | 72.3 |  | dB |
|  | $50 \mathrm{k} \Omega$; referred to ADC input |  | 2.4 |  | LSB rms |
|  | 50 k ; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 2.8 |  | nA rms |
|  | $50 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 2.0 |  | nA rms |
|  | 50 k ; saturation SNR per pulse per channel ${ }^{4}$ |  | 70.6 |  |  |
|  | $100 \mathrm{k} \Omega$; referred to ADC input |  | 3.4 |  | LSB rms |
|  | $100 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 1.9 |  | nA rms |
|  | $100 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 1.4 |  | nA rms |
|  | $100 \mathrm{k} \Omega$; saturation SNR per pulse per channel ${ }^{4}$ |  | 67.6 |  |  |
|  | $200 \mathrm{k} \Omega$; referred to ADC input |  | 5.5 |  | LSB rms |
|  | $200 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 1.6 |  | nA rms |
|  | $200 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 1.1 |  | nA rms |
|  | $200 \mathrm{k} \Omega$; saturation SNR per pulse per channel ${ }^{4}$ |  | 63.5 |  | dB |
| DC Power Supply Rejection Ratio (DC PSRR) |  |  | -37 |  | dB |

${ }^{1}$ This saturation level applies to the ADC only and, therefore, includes only the pulsed signal. Any nonpulsatile signal is removed prior to the ADC stage.
${ }^{2}$ ADC resolution is listed per pulse when the AFE offset is correctly compensated per the AFE Operation section. If using multiple pulses, divide by the number of pulses.
${ }^{3}$ This saturation level applies to the full signal path and, therefore, includes both the ambient signal and the pulsed signal.
${ }^{4}$ The noise term of the saturation SNR value refers to the receive noise only and does not include photon shot noise or any noise on the LED signal itself.

## DIGITAL SPECIFICATIONS

DVDD $=1.7 \mathrm{~V}$ to 1.9 V , unless otherwise noted.
Table 5.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (SCL, SDA) |  |  |  |  |  |  |
| Input Voltage Level |  |  |  |  |  |  |
| High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times$ DVDD |  | 3.6 | V |
| Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | $0.3 \times$ DVDD | V |
| Input Current Level |  |  |  |  |  |  |
| High | $\mathrm{I}_{\mathrm{H}}$ |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| Low | ILI |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  |  | 10 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |
| INT Output Voltage Level |  |  |  |  |  |  |
| High | Vor | 2 mA high level output current | DVDD - 0.5 |  |  | V |
| Low | VoL | 2 mA low level output current |  |  | 0.5 | V |
| PDSO Output Voltage Level |  |  |  |  |  |  |
| High | Vor | 2 mA high level output current | DVDD - 0.5 |  |  | V |
| Low | VoL | 2 mA low level output current |  |  | 0.5 | V |
| SDA Output Voltage Level |  |  |  |  |  |  |
| Low | Volı | 2 mA low level output current |  |  | $0.2 \times$ DVDD | V |
| SDA Output Current Level |  |  |  |  |  |  |
| Low | loL | $\mathrm{V}_{\text {OL1 }}=0.6 \mathrm{~V}$ | 6 |  |  | mA |

## TIMING SPECIFICATIONS

Table 6. I ${ }^{2} \mathrm{C}$ Timing Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2} \mathrm{C} \mathrm{PORT}{ }^{1}$ |  | See Figure 2 |  |  |  |  |
| SCL |  |  |  |  |  |  |
| Frequency |  |  |  | 400 |  | kHz |
| Minimum Pulse Width |  |  |  |  |  |  |
| High | $\mathrm{t}_{1}$ |  | 600 |  |  | ns |
| Low | $\mathrm{t}_{2}$ |  | 1300 |  |  | ns |
| Start Condition |  |  |  |  |  |  |
| Hold Time | $\mathrm{t}_{3}$ |  | 600 |  |  | ns |
| Setup Time | $\mathrm{t}_{4}$ |  | 600 |  |  | ns |
| SDA Setup Time | $\mathrm{t}_{5}$ |  | 100 |  |  | ns |
| SCL and SDA |  |  |  |  |  |  |
| Rise Time | $\mathrm{t}_{6}$ |  |  |  | 1000 | ns |
| Fall Time | $\mathrm{t}_{7}$ |  |  |  | 300 | ns |
| Stop Condition |  |  |  |  |  |  |
| Setup Time | $\mathrm{t}_{8}$ |  | 600 |  |  | ns |

${ }^{1}$ Guaranteed by design.


## ABSOLUTE MAXIMUM RATINGS

Table 7.

| Parameter | Rating |
| :--- | :--- |
| AVDD to AGND | -0.3 V to +2.2 V |
| DVDD to DGND | -0.3 V to +2.2 V |
| INT to DGND | -0.3 V to +2.2 V |
| PDSO to DGND | -0.3 V to +2.2 V |
| LEDXx to LGND | -0.3 V to +3.6 V |
| SCL to DGND | -0.3 V to +3.9 V |
| SDA to DGND | -0.3 V to +3.9 V |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| ESD |  |
| $\quad 28$-Lead LFCSP |  |
| $\quad$ Human Body Model (HBM) | 1500 V |
| $\quad$ Charge Device Model (CDM) | 1250 V |
| $\quad$ Machine Model (MM) | 100 V |
| 16-Ball WLCSP |  |
| $\quad$ Human Body Model (HBM) | 1500 V |
| Charge Device Model (CDM) | 500 V |
| $\quad$ Machine Model (MM) | 100 V |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
THERMAL RESISTANCE
Table 8. Thermal Resistance

| Package Type | $\theta_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 28-Lead LFCSP_WQ | 54.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Ball WLCSP | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## RECOMMENDED SOLDERING PROFILE

Figure 3 and Table 9 provide details about the recommended soldering profile.


Figure 3. Recommended Soldering Profile
Table 9. Recommended Soldering Profile

| Profile Feature | Condition (Pb-Free) |
| :---: | :---: |
| Average Ramp Rate ( $\mathrm{T}_{\text {L }}$ to $\mathrm{T}_{\mathrm{P}}$ ) | $3^{\circ} \mathrm{C} / \mathrm{sec}$ max |
| Preheat |  |
| Minimum Temperature ( $\mathrm{T}_{\text {smin }}$ ) | $150^{\circ} \mathrm{C}$ |
| Maximum Temperature ( Smax $^{\text {a }}$ | $200^{\circ} \mathrm{C}$ |
| Time ( $\mathrm{T}_{\text {SMIN }}$ to $\mathrm{T}_{\text {SMAX }}$ ) ( $\mathrm{t}_{\text {s }}$ ) | 60 sec to 180 sec |
| $\mathrm{T}_{\text {SMAX }}$ to $\mathrm{T}_{\text {L }}$ Ramp-Up Rate | $3^{\circ} \mathrm{C} / \mathrm{sec}$ maximum |
| Time Maintained Above Liquidous Temperature |  |
| Liquidous Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) | $217^{\circ} \mathrm{C}$ |
| Time ( $\mathrm{t}_{\mathrm{L}}$ ) | 60 sec to 150 sec |
| Peak Temperature ( $\mathrm{T}_{\mathrm{p}}$ ) | +260 ( $+0 /-5)^{\circ} \mathrm{C}$ |
| Time Within $5^{\circ} \mathrm{C}$ of Actual Peak Temperature ( $\mathrm{t}_{\mathrm{p}}$ ) | <30 sec |
| Ramp-Down Rate | $6^{\circ} \mathrm{C} / \mathrm{sec}$ maximum |
| Time from $25^{\circ} \mathrm{C}$ to Peak Temperature | 8 minutes maximum |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. 28-Lead LFCSP Pin Configuration
Table 10. 28-Lead LFCSP Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1 | INT | DO | Interrupt Output. |
| 2 | PDSO | DO | Power-Down Status Output. |
| 3 | DVDD | S | 1.8V Digital Supply. |
| 4 | AGND | S | Analog Ground. |
| 5 | VREF | REF | Internally Generated ADC Voltage Reference. Buffer this pin with a $1 \mu \mathrm{~F}$ capacitor to AGND. |
| 6 | AVDD | S | 1.8V Analog Supply. |
| 7 | PD1 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 8 | PD2 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 9 | PD3 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 10 | PD4 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 11 | PDC | AO | Photodiode Common Cathode Bias. |
| 12 | PD5 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 13 | PD6 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 14 | PD7 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 15 | PD8 | AI | Photodiode Current Input (Anode). If not in use, leave this pin floating. |
| 16 to 22 | NIC | R | Not Internally Connected (Nonbonded Pad). This pin can be grounded. |
| 23 | LEDX1 | AO | LED Driver 1 Current Sink. If not in use, leave this pin floating. |
| 24 | LEDX3 | AO | LED Driver 3 Current Sink. If not in use, leave this pin floating. |
| 25 | LEDX2 | AO | LED Driver 2 Current Sink. If not in use, leave this pin floating. |
| 26 | LGND | S | LED Driver Ground. |
| 27 | SCL | DI | $1^{2} \mathrm{C}$ Clock Input. |
| 28 | SDA | DIO | $1^{2} \mathrm{C}$ Data Input/Output. |
|  | EPAD (DGND) | S | Exposed Pad (Digital Ground). Connect the exposed pad to ground. |

[^2]

Figure 5. 16-Ball WLCSP Pin Configuration
Table 11. 16-Ball WLCSP Pin Function Descriptions

| Pin No. | Mnemonic | Type $^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| A1 | LGND | S | LED Driver Ground. |
| A2 | LEDX2 | AO | LED Driver 2 Current Sink. If not in use, leave this pin floating. |
| B1 | LEDX3 | AO | LED Driver 3 Current Sink. If not in use, leave this pin floating. |
| B2 | LEDX1 | AO | LED Driver 1 Current Sink. If not in use, leave this pin floating. |
| B3 | SDA | DIO | I $^{2} C$ Data Input/Output. |
| C1 | SCL | S | $I^{2} C$ Clock Input. |
| C2 | INT | DO | Interrupt Output. |
| C3 | DVDD | S | 1.8 V Digital Supply. |
| D2 | DGND | S | Digital Ground. |
| D3 | AGND | S | Analog Ground. |
| E1 | PDSO | DO | Power-Down Status Output. |
| E2 | VREF | REF | Internally Generated ADC Voltage Reference. Buffer this pin with a $1 \mu F$ capacitor to AGND. |
| E3 | AVDD | S | 1.8 V Analog Supply. |
| F1 | PD5-8 | AI | Photodiode Combined Current Input of PD5 to PD8. If not in use, leave this pin floating. |
| F2 | PDC | AO | Photodiode Common Cathode Bias. |
| F3 | PD1-4 | AI | Photodiode Combined Current Input of PD1 to PD4. If not in use, leave this pin floating. |

[^3]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6.32 kHz Clock Frequency Distribution
(Default Settings, Before User Calibration: Register $0 \times 4 B=0 \times 2612$ )


Figure 7. 32 MHz Clock Frequency Distribution
(Default Settings, Before User Calibration: Register 0x4D $=0 \times 425 E$ )


Figure 8. Input Referred Noise vs. Photodiode Capacitance, LED Pulse Width $=3 \mu \mathrm{~s}$


Figure 9. Input Referred Noise vs. Photodiode Capacitance, LED Pulse Width $=2 \mu \mathrm{~s}$

## THEORY OF OPERATION

## INTRODUCTION

The ADPD103 operates as a complete optical transceiver stimulating up to three LEDs and measuring the return signal on up to eight separate current inputs. The core consists of a photometric front end coupled with an ADC, digital block, and three independent LED drivers. The core circuitry stimulates the LEDs and measures the return in the analog block through one to eight photodiode inputs, storing the results in discrete data locations. The eight inputs are broken into two blocks of four simultaneous input channels. Data can be read directly by a register, or through a FIFO. This highly integrated system includes an analog signal processing block, digital signal processing block, $I^{2} \mathrm{C}$ communication interface, and programmable pulsed LED current sources.

The LED driver is a current sink and is agnostic to LED supply voltage and LED type. The photodiode ( PDx ) inputs can accommodate any photodiode with an input capacitance of less than 100 pF . The ADPD103 is purposefully designed to produce a high SNR for relatively low LED power while greatly reducing the effect of ambient light on the measured signal.

## DUAL TIME SLOT OPERATION

The ADPD103 operates in two independent time slots, Time Slot A and Time Slot B, which are carried out sequentially. The entire signal path from LED stimulation to data capture and processing is executed during each time slot. Each time slot has a separate datapath that uses independent settings for the LED driver, AFE setup, and the resulting data. Time Slot A and Time Slot B operate in sequence for every sampling period, as shown in Figure 10.

The timing parameters are defined as follows:

$$
t_{A}(\mu \mathrm{~s})=S L O T A \_L E D \_O F F S E T+n_{A} \times S L O T A \_L E D \_P E R I O D
$$

where $n_{A}$ is the number of pulses for Time Slot A (Register 0x31, Bits [15:8]).

$$
t_{B}(\mu \mathrm{~s})=\text { SLOTB_LED_OFFSET }+n_{B} \times \text { SLOTB_LED_PERIOD }
$$

where $n_{B}$ is the number of pulses for Time Slot B (Register 0x36, Bits[15:8]).
Calculate the LED period using the following equation:
LED_PERIOD, minimum $=2 \times$ AFE_WIDTH +11
$t_{1}$ and $t_{2}$ are fixed and based on the computation time for each slot. If a slot is not in use, these times do not add to the total active time. Table 12 defines the values for these LED and sampling time parameters.


Figure 10. Time Slot Timing Diagram
Table 12. LED Timing and Sample Timing Parameters

| Parameter | Register | Bits | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SLOTA_LED_OFFSET ${ }^{1}$ | 0x30 | [7:0] | Delay from power-up to LEDA rising edge | 23 |  | 63 | $\mu \mathrm{s}$ |
| SLOTB_LED_OFFSET ${ }^{1}$ | $0 \times 35$ | [7:0] | Delay from power-up to LEDB rising edge | 23 |  | 63 | $\mu \mathrm{s}$ |
| SLOTA_LED_PERIOD ${ }^{2}$ | $0 \times 31$ | [7:0] | Time between LED pulses in Time Slot A; SLOTx_AFE_WIDTH $=4 \mu \mathrm{~s}$ | 19 |  | 63 | $\mu \mathrm{s}$ |
| SLOTB_LED_PERIOD ${ }^{2}$ | $0 \times 36$ | [7:0] | Time between LED pulses in Time Slot B; SLOTx_AFE_WIDTH $=4 \mu \mathrm{~s}$ | 19 |  | 63 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{1}$ |  |  | Compute time for Time Slot A |  | 68 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ |  |  | Compute time for Time Slot B |  | 20 |  | $\mu \mathrm{s}$ |
| tsleep |  |  | Sleep time between sample periods | 222 |  |  | $\mu \mathrm{s}$ |

[^4]
## TIME SLOT SWITCH

Up to eight photodiodes (PD1 to PD8) can be connected to the ADPD103. The photodiode anodes are connected to the PD1 to PD8 input pins; the photodiode cathodes are connected to the cathode pin, PDC. The anodes are assigned in three different configurations depending on the settings of Register 0x14 (see Figure 11, Figure 12, and Figure 13).
A switch sets which photodiode group is connected during Time Slot A and Time Slot B. See Table 13 for the time slot switch registers. When using less than eight photodiodes, it is important to leave the unused inputs floating for proper operation of the device. The photodiode inputs are current inputs and as such, these pins are also considered to be voltage outputs. Tying these inputs to a voltage may saturate the analog block.

## Register 0x14, PD1 to PD8 Input Configurations



Figure 11. PD1 to PD4 Connection


Figure 12. PD5 to PD8 Connection


Figure 13. 2-to-1 PD Current Summation

Table 13. Time Slot Switch (Register 0x14)

| Address | Bits | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x14 | [11:8] | SLOTB_PD_SEL | Selects connection of photodiode for Time Slot B as shown in Figure 11, Figure 12, and Figure 13. <br> 0x0: inputs are floating in Time Slot B. <br> 0x1: all PDx pins (PD1 to PD8) are connected during Time Slot B. <br> 0x4: PD5 to PD8 are connected during Time Slot B. <br> 0x5: PD1 to PD4 are connected during Time Slot B. <br> Other: reserved. |
|  | [7:4] | SLOTA_PD_SEL | Selects connection of photodiode for Time Slot A as shown in Figure 11, Figure 12, and Figure 13. <br> 0x0: inputs are floating in Time Slot A. <br> $0 \times 1$ : All PDx pins (PD1 to PD8) are connected during Time Slot A. <br> $0 \times 4$ : PD5 to PD8 are connected during Time Slot A. <br> $0 \times 5$ : PD1 to PD4 are connected during Time Slot A. <br> Other: reserved. |

## ADJUSTABLE SAMPLING FREQUENCY

Register $0 \times 12$ controls the sampling frequency setting of the ADPD103 and Register 0x4B, Bits[5:0] further tunes this clock for greater accuracy. The sampling frequency is governed by an internal 32 kHz sample rate clock that also drives the transition of the internal state machine. The maximum sampling frequencies for some sample conditions are listed in Table 3. The maximum sample frequency for all conditions is determined by the following equation:

$$
f_{\text {SAMPLE, } M A X}=1 /\left(t_{A}+t_{1}+t_{B}+t_{2}+t_{S L E E P, M I N}\right)
$$

If a given time slot is not in use, elements from that time slot do not factor into the calculation. For example, if Time Slot A is not in use, $t_{\mathrm{A}}$ and $\mathrm{t}_{1}$ do not add to the sampling period and the new maximum sampling frequency is calculated as follows:

$$
f_{\text {SAMPLE, } M A X}=1 /\left(t_{B}+t_{2}+t_{\text {SLEEP, MIN }}\right)
$$

where $t_{\text {SLEEP, MIN }}$ is the minimum sleep time required between samples. See the Dual Time Slot Operation section for the definitions of $t_{A}, t_{1}, t_{B}$, and $t_{2}$.

## External Sync for Sampling

The ADPD103 provides an option to use an external sync signal to trigger the sampling periods. This external sample sync signal can be provided either on the INT pin or the PDSO pin. This functionality is controlled by Register 0x4F, Bits[3:2]. When enabled, a rising edge on the selected input specifies when the next sample cycle occurs. When triggered, there is a delay of one to two internal sampling clock ( 32 kHz ) cycles, and then the normal start-up sequence occurs. This sequence is the same as if the normal sample timer provided the trigger. To enable the external sync signal feature, use the following procedure:

1. Write $0 \times 1$ to Register $0 \times 10$ to enter program mode.
2. Write the appropriate value to Register $0 \times 4 \mathrm{~F}$, Bits[3:2] to select whether the INT pin or the PDSO pin specifies when
the next sample cycle occurs. Also, enable the appropriate input buffer using Register 0x4F, Bit 1, for the INT pin, or Register 0x4F, Bit 5, for the PDSO pin.
3. Write b1 to EXT_SYNC_ENA, Register 0x38, Bit 14 to enable the external sampling trigger.
4. Write $0 \times 2$ to Register $0 \times 10$ to start the sampling operations.
5. Apply the external sync signal on the selected pin at the desired rate; sampling occurs at that rate. As with normal sampling operations, read the data using the FIFO or the data registers.

The maximum frequency constraints also apply in this case.

## Providing an External 32kHz Clock

The ADPD103 has an option for the user to provide an external 32 kHz clock to the device for system synchronization or for situations where a clock with better accuracy than the internal 32 kHz clock is required. The external 32 kHz clock is provided on the PDSO pin. To enable the 32 kHz external clock, use the following procedure at startup:

1. Drive the PDSO pin to a valid logic level or with the desired 32 kHz clock prior to enabling the PDSO pin as an input. Do not leave the pin floating prior to enabling it.
2. Write b1 to Register 0 x 4 F , Bit 5 to enable the PDSO pin as an input.
3. Write b11 to register 0x4B, Bit 7 and Bit 8 (CLK32K_EN and CLK32K_BYP, respectively) to configure the device to use an external 32 kHz clock.
4. Write $0 \times 1$ to Register $0 \times 10$ to enter program mode.
5. Write additional control registers in any order while the device is in program mode to configure the device as required.
6. Write $0 \times 2$ to Register $0 \times 10$ to start the normal sampling operation.

## STATE MACHINE OPERATION

During each time slot, the ADPD103 operates according to a state machine. The state machine operates in the following sequence, shown in Figure 14.


Figure 14. State Machine Operation Flowchart
The ADPD103 operates in one of three modes: standby, program, and normal sampling mode.
Standby mode is a power saving mode in which no data collection occurs. All register values are retained in this mode. To place the device in standby mode, write $0 \times 0$ to Register 0x10, Bits[1:0]. The device powers up in standby mode.

Program mode is used for programming registers. Always cycle the ADPD103 through program mode when writing registers or changing modes. Because no power cycling occurs in this mode, the device may consume higher current in program mode than in normal operation. To place the device in program mode, write 0x1 to Register 0x10, Bits[1:0].

In normal operation, the ADPD103 pulses light and collects data. Power consumption in this mode depends on the pulse count and data rate. To place the device in normal sampling mode, write 0x2 to Register 0x10, Bits[1:0].
NORMAL MODE OPERATION AND DATA FLOW
In normal mode, the ADPD103 follows a specific pattern set up by the state machine. This pattern is shown in the corresponding data flow in Figure 15. The pattern is as follows:

1. LED pulse and sample.The ADPD103 pulses external LEDs. The response of a photodiode or photodiodes to the reflected light is measured by the ADPD103. Each data sample is constructed from the sum of $n$ individual pulses, where $n$ is user configurable between 1 and 255 .
2. Intersample averaging. If desired, the logic can average $n$ samples, from 2 to 128 in powers of 2, to produce output data. New output data is saved to the output registers every N samples.
3. Data read. The host processor reads the converted results from the data register or the FIFO.
4. Repeat. The sequence has a few different loops that enable different types of averaging while keeping both time slots close in time relative to each other.


Figure 15. ADPD103 Datapath

## LED Pulse and Sample

At each sampling period, the selected LED driver drives a series of LED pulses, as shown in Figure 16. The magnitude, duration, and number of pulses are programmable over the $\mathrm{I}^{2} \mathrm{C}$ interface. Each LED pulse coincides with a sensing period so that the sensed value represents the total charge acquired on the photodiode in response to only the corresponding LED pulse. Charge, such as ambient light, that does not correspond to the LED pulse is rejected.

After each LED pulse, the photodiode output relating the pulsed LED signal is sampled and converted to a digital value by the 14-bit ADC. Each subsequent conversion within a sampling period is summed with the previous result. Up to 255 pulse values from the ADC can be summed in an individual sampling period. There is a 20 -bit maximum range for each sampling period.

## Averaging

The ADPD103 offers sample accumulation and averaging functionality to increase signal resolution.

Within a sampling period, the AFE can sum up to 256 sequential pulses. As shown in Figure 15, samples acquired by the AFE are clipped to 20 bits at the output of the AFE. Additional resolution, up to 27 bits, can be achieved by averaging between sampling periods. This accumulated data of N samples is stored as 27 -bit values and can be read out directly by using the 32-bit output registers or the 32-bit FIFO configuration.

When using the averaging feature set up by the register, subsequent pulses can be averaged by powers of 2 . The user can
select from 2, $4,8 \ldots$ up to 128 samples to be averaged. Pulse data is still acquired by the AFE at the sampling frequency, $\mathrm{f}_{\text {SAMPLE }}$ (Register 0x12), but new data is written to the registers at the rate of $\mathrm{f}_{\text {sAmple }} / \mathrm{N}$ every $\mathrm{N}^{\mathrm{th}}$ sample. This new data consists of the sum of the previous N samples. The full 32 -bit sum is stored in the 32 -bit registers. However, before sending this data to the FIFO, a divide by N operation occurs. This divide operation maintains bit depth to prevent clipping on the FIFO.

Use this between sample averaging to lower the noise while maintaining 16 -bit resolution. If the pulse count registers are kept to 8 or less, the 16 -bit width is never exceeded. Therefore, when using Register $0 \times 15$ to average subsequent pulses, many pulses can be accumulated without exceeding the 16 -bit word width. This can reduce the number of FIFO reads required by the host processor.

## Data Read

The host processor reads output data from the ADPD103, via the $I^{2} \mathrm{C}$ protocol, from the data registers or from the FIFO. New output data is made available every N samples, where N is the user configured averaging factor. The averaging factors for Time Slot A and Time Slot B are configurable independently of each other. If they are the same, both time slots can be configured to save data to the FIFO. If the two averaging factors are different, only one time slot can save data to the FIFO; data from the other time slot can be read from the output registers.

The data read operations are described in more detail in the Reading Data section.


Figure 16. Example of a Photoplethysmography (PPG) Signal Sampled at a Data Rate of 10 Hz Using Five Pulses per Sample

## AFE OPERATION

The timing within each pulse burst is important for optimizing the operation of the ADPD103. Figure 17 shows the timing waveforms for a single time slot as an LED pulse response propagates through the analog block of the AFE. The first graph, shown in green, shows the ideal LED pulsed output. The filtered LED response, shown in blue, shows the output of the analog integrator. The third graph, shown in orange, illustrates an optimally placed integration window. When programmed to the optimized value, the full signal of the filtered LED response can be integrated. The AFE integration window is then applied to the output of the bandpass filter (BPF) and the result is sent to the ADC and summed for N pulses. If the AFE window is not correctly sized or located, all of the receive signal is not properly reported and system perfor-
mance is not optimal; therefore, it is important to verify proper AFE position for every new hardware design or the LED width.

## AFE INTEGRATION OFFSET ADJUSTMENT

The AFE integration width must be equal or larger than the LED width. As AFE width increases, the output noise increases and the ability to suppress high frequency content from the environment decreases. It is therefore desirable to keep the AFE integration width small. However, if the AFE width is too small, the LED signal is attenuated. With most hardware selections, the AFE width produces the optimal SNR at $1 \mu \mathrm{~s}$ more than the LED width. After setting LED width, LED offset, and AFE width, the ADC offset can then be optimized. The AFE offset must be manually set such that the falling edge of the first segment of the integration window matches the zero crossing of the filtered LED response.


Figure 17. AFE Operation Diagram

## AFE Integration Offset Starting Point

The starting point of this offset, as expressed in microseconds, is set such that the falling edge of the integration window aligns with the falling edge of the LED.

$$
L E D \_F A L L I N G \_E D G E=L E D \_O F F S E T+L E D \_W I D T H
$$

and,

$$
\begin{aligned}
& \text { AFE_INTEGRATION_FALLING_EDGE }=9+ \\
& \text { AFE_OFFSET + AFE_WIDTH }
\end{aligned}
$$

If both falling edges are set equal to each other, solve for AFE_OFFSET to obtain the following equation:

$$
\begin{aligned}
& \text { AFE_OFFSET_STARTING_POINT = LED_OFFSET + } \\
& L E D \_W I D T H ~-~ \\
& \hline-A F E \_W I D T H
\end{aligned}
$$

Setting the AFE offset to any point in time earlier than the starting point is equivalent to setting the integration in the future; the AFE cannot integrate the result from an LED pulse that has not yet occurred. As a result, an AFE_OFFSET value less than the AFE_OFFSET_STARTING_POINT is an erroneous setting. Such a result may indicate that current in the TIA is operating in the reverse direction from the intended schematic, where the LED pulse is causing the current to leave the TIA rather than enter it.

Because, for most setups, the AFE_WIDTH is $1 \mu \mathrm{~s}$ wider than the LED_WIDTH, the AFE_OFFSET_STARTING_POINT value is typically $10 \mu$ s less than the LED_OFFSET value. Any value less than LED_OFFSET - 10 is erroneous. The optimal AFE offset is some time after the AFE_OFFSET_STARTING_ POINT. The band-pass filter response, LED response, and photodiode response each add some delay. In general, the component choice, board layout, LED_OFFSET, and LED_WIDTH are the variables that can change the AFE_OFFSET. After a specific design is set, the AFE_OFFSET can be locked down and does not need to be optimized further.

## Sweeping the AFE Position

The AFE offsets for Time Slot A and Time Slot B are controlled by Bits[10:0] of Register 0x39 and Register 0x3B, respectively. Each LSB represents one cycle of the 32 MHz clock, or 31.25 ns .

The register can be thought of as $2^{11-1}$ of these 31.25 ns steps, or it can be broken into an AFE_COARSE setting using Bits[10:5] to represent $1 \mu$ steps and Bits[4:0] to represent 31.25 ns steps. Sweeping the AFE position from the starting point to find a local maximum is the recommended way to optimize the AFE offset. The setup for this test is to allow the LED light to fall on the photodiode in a static way. This is typically done with a reflecting surface at a fixed distance. The AFE position can then be swept to look for changes in the output level. When adjusting the AFE position, it is important to sweep the position using the 31.25 ns steps. Typically, a local maximum is found within $2 \mu \mathrm{~s}$ of the starting point for most systems. Figure 18 shows an example of an AFE sweep, where 0 on the x -axis represents the AFE starting point defined previously. Each data point in the plot corresponds to one 31.25 ns step of the AFE_OFFSET. The optimal location for AFE_OFFSET in this example is $0.687 \mu$ s from the AFE starting point.


Figure 18. AFE Sweep Example
Table 14 lists some typical LED and AFE values after optimization. In general, it is not recommended to use the AFE_OFFSET numbers in Table 14 without first verifying them against the AFE sweep method. Repeat this method for every new LED width and with every new set of hardware made with the ADPD103. For maximum accuracy, it is recommended that the 32 MHz clock be calibrated prior to sweeping the AFE.

Table 14. AFE Window Settings

| LED Register 0x30 or Register 0x35 | AFE Register 0x39 or Register 0x3B | Comment |
| :--- | :--- | :--- |
| $0 \times 0219$ | $0 \times 19 \mathrm{FB}$ | $2 \mu \mathrm{~s}$ LED pulse, $3 \mu \mathrm{~s}$ AFE width, $25 \mu \mathrm{~s}$ LED delay |
| $0 \times 0319$ | $0 \times 21 \mathrm{~F} 4$ | $3 \mu \mathrm{~s}$ LED pulse, $4 \mu \mathrm{~s}$ AFE width, $25 \mu \mathrm{~s}$ LED delay |

## $I^{2} \mathrm{C}$ SERIAL INTERFACE

The ADPD103 supports an $\mathrm{I}^{2} \mathrm{C}$ serial interface via the SDA (data) and SCL (clock) pins. All internal registers are accessed through the $\mathrm{I}^{2} \mathrm{C}$ interface.
The ADPD103 conforms to the UM10204 I ${ }^{2}$ C-Bus Specification and User Manual, Rev. 05-9 October 2012, available from NXP Semiconductors. It supports a fast mode ( 400 kbps ) data transfer. Register read and write are supported, as shown in Figure 19. Figure 2 shows the timing diagram for the $\mathrm{I}^{2} \mathrm{C}$ interface.

## Slave Address

The default 7 -bit $\mathrm{I}^{2} \mathrm{C}$ slave address for the device is $0 \times 64$, followed by the $\mathrm{R} / \overline{\mathrm{W}}$ bit. For a write, the default $\mathrm{I}^{2} \mathrm{C}$ slave address is 0 xC ; for a read, the default $\mathrm{I}^{2} \mathrm{C}$ address is 0 xC 9 . The slave address is configurable by writing to Register 0x09, Bits[7:1]. When multiple ADPD103 devices are on the same bus lines, the INT and PDSO pins can be used to select specific devices for the address change. Register 0x0D can be used to select a key to enable address changes in specific devices. Use the following procedure to change the slave address when multiple ADPD103 devices are connected to the same $\mathrm{I}^{2} \mathrm{C}$ bus lines:

1. Using Register 0x4F, enable the input buffer of the PDSO pin, the INT pin, or both, depending on the key being used.
2. For the device identified as requiring an address change, set the INT and/or PDSO pins high or low to match the key being used.
3. Write the SLAVE_ADDRESS_KEY using Register 0x0D, Bits[15:0] to match the desired function. The allowed keys are shown in Table 24.
4. Write the desired SLAVE_ADDRESS using Register 0x09, Bits[7:1]. While writing to Register 0x09, Bits[7:1], write 0xAD to Register 0x09, Bit[15:8]. Register 0x09 must be written to immediately after writing to Register 0x0D.
5. Repeat Step 1 to Step 4 for all the devices that need the SLAVE_ADDRESS changed.
6. Set the INT and PDSO pins as desired for normal operation using the new SLAVE_ADDRESS for each device.

## $I^{2} \mathrm{C}$ Write and Read Operations

Figure 19 illustrates the ADPD103 $\mathrm{I}^{2} \mathrm{C}$ write and read operations. Single word and multiword read operations are supported. For a single register read, the host sends a no acknowledge after the second data byte is read and a new register address is needed for each access.
For multiword operations, each pair of data bytes is followed by an acknowledge from the host until the last byte of the last word is read. The host indicates the last read word by sending a no acknowledge. When reading from the FIFO (Register 0x60), the data is automatically advanced to the next word in the FIFO and the space is freed. When reading from other registers, the register address is automatically advanced to the next register, except at Register 0x5F or Register 0x7F, where the address does not increment. This allows lower overhead reading of sequential registers.
All register writes are single word only and require 16 bits (one word) of data.
The software reset (Register 0x0F, Bit 0 ) is the only command that does not return an acknowledge because the command is instantaneous.

Table 15. Definition of $\mathrm{I}^{2} \mathrm{C}$ Terminology

| Term | Description |
| :--- | :--- |
| SCL | Serial clock. |
| SDA | Serial address and data. |
| Master | The master is the device that initiates a transfer, generates clock signals, and terminates a transfer. |
| Slave | The slave is the device addressed by a master. The ADPD103 operates as a slave device. |
| Start (S) | A high to low transition on the SDA line while SCL is high; all transactions begin with a start condition. |
| Start (Sr) | Repeated start condition. |
| Stop (P) | A low to high transition on the SDA line while SCL is high. A stop condition terminates all transactions. |
| ACK | During the acknowledge or no acknowledge clock pulse, the SDA line is pulled low and remains low. |
| NACK | During the acknowledge or no acknowledge clock pulse, the SDA line remains high. |
| Slave Address | After a start (S), a 7-bit slave address is sent, which is followed by a data direction bit (read or write). |
| Read (R) | A 1 indicates a request for data. |
| Write (W) | A 0 indicates a transmission. |



Figure 19. $1^{2}$ C Write and Read Operations

## TYPICAL CONNECTION DIAGRAM

Figure 21 and Figure 22 show two possible photodiode input connections for the ADPD103. The $1.8 \mathrm{~V} \mathrm{I}^{2} \mathrm{C}$ communication lines, SCL and SDA, along with the INT line, connect to a system microprocessor or sensor hub. The $\mathrm{I}^{2} \mathrm{C}$ signals can have pull-up resistors connected to a 1.8 V or a 3.3 V power supply. The INT and PDSO signals are only compatible with a 1.8 V supply and may need a level translator.
Provide the 1.8 V supply, $\mathrm{V}_{\mathrm{DD}}$, to AVDD and DVDD. Use single ( $\mathrm{V}_{\text {LED }}$ ) or multiple ( $\mathrm{V}_{\text {LEDI }}, \mathrm{V}_{\text {LED } 2, ~ a n d ~} \mathrm{~V}_{\text {LED }}$ ) sources for the LED supply using standard regulator circuits according to the peak current requirements specified in Table 3 and calculated in the Calculating Current Consumption section.
For best noise performance, connect AGND, DGND (exposed pad), and LGND together at a large conductive surface such as a ground plane, a ground pour, or a large ground trace.
The number of photodiodes or LEDs used varies. There are multiple ways to connect photodiodes to the input channels, as shown in Table 16 and Figure 23. The photodiode anodes are connected to the PD1 to PD8 input pins, and the photodiode cathodes are connected to the cathode pin.
With large photodiodes, the dynamic range can be increased by splitting the current between multiple inputs. As a result, if only one large photodiode is used and the receive signal is expected to be large, the diode can be branched across all four inputs in a given time slot. This type of configuration is shown in Figure 21. For situations where the photodiode is small or the signal is greatly attenuated, the photodiode can be connected directly to a single channel such as PD1 or PD5. This connection, shown in Figure 22, maximizes SNR for low signals. Do not connect the same photodiode to all eight input channels. It is important to leave the unused input channels floating for proper device operation. The WLCSP package is internally wired for high dynamic range mode.

Figure 20 shows the recommended connection diagram and printed circuit board (PCB) layout for the ADPD103 WLCSP package. See Figure 21 or Figure 22 for connection details.
The current input pins (PD1 to PD8) have a typical voltage of 1.3 V during the sampling period. During the sleep period,
these pins are connected to the cathode pin. The cathode and anode voltages are listed in Table 3.


Figure 20. WLCSP Package Connection and PCB Layout Diagram (Top View)


Figure 21. Connection Diagram for Increased Dynamic Range

## ADPD103



Figure 22. Connection Options for Individual Single Channel Diodes


Figure 23. Typical Photodiode Connection Diagram
Table 16. Typical Photodiode Anode to Input Channel Connections

| Photodiode Anode Configuration | Input Channel |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PD1 | PD2 | PD3 | PD4 | PD5 | PD6 | PD7 | PD8 |
| Single Photodiode (D1) | D1 | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC1 | NC ${ }^{1}$ |
|  | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | D1 | NC1 | NC1 | NC ${ }^{1}$ |
|  | D1 | D1 | D1 | D1 | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ |
|  | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | D1 | D1 | D1 | D1 |
| Two Photodiodes (D1, D2) | D1 | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | D2 | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ |
|  | D1 | D1 | D1 | D1 | D2 | D2 | D2 | D2 |
| Four Photodiodes (D1 to D4) | D1 | D2 | D3 | D4 | NC1 | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ |
|  | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | NC ${ }^{1}$ | D1 | D2 | D3 | D4 |
| Eight Photodiodes (D1 to D8) | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 |

[^5]
## LED DRIVER PINS AND LED SUPPLY VOLTAGE

The LEDx1, LEDx2, and LEDx3 pins have an absolute maximum voltage rating of 3.6 V . Any voltage exposure over this rating affects the reliability of the device operation and, in certain circumstances, causes the device to cease proper operation. The voltage of the LEDx pins must not be confused with the supply voltages for the LED themselves ( $\mathrm{V}_{\text {Lebx }}$ ). $\mathrm{V}_{\text {LEDx }}$ is the voltage applied to the anode of the external LED, whereas the LEDx pin is the input of the internal current driver, and the pins are connected to the cathode of the external LED.

## LED DRIVER OPERATION

The LED driver for the ADPD103 is a current sink requiring 0.2 V of compliance above ground to maintain the programmed current level. Figure 24 shows the basic schematic of how the ADPD103 connects to an LED through the LED driver. The Determining the Average Current and the Determining CVLED sections define the requirements for the bypass capacitor ( $\mathrm{C}_{\text {vLed }}$ ) and the supply voltages of the LEDs ( $\mathrm{V}_{\text {LeDx }}$ ).


Figure 24. $V_{\text {LEDX }}$ Supply Schematic

## DETERMINING THE AVERAGE CURRENT

The ADPD103 drives an LED in a series of short pulses. Figure 25 shows the typical ADPD103 configuration of a pulse burst sequence.


Figure 25. Typical LED Pulse Burst Sequence Configuration
In this example, the LED pulse width, $\mathrm{t}_{\text {LED_puse, }}$ is $3 \mu \mathrm{~s}$, and the LED pulse period, $\mathrm{t}_{\text {Led_period, }}$ is $19 \mu \mathrm{~s}$. The LED being driven is a pair of green LEDs driven to a 250 mA peak. The goal of Cvied is to buffer the LED between individual pulses. In the worst case scenario, where the pulse train shown in Figure 25 is a continuous sequence of short pulses, the $V_{\text {Ledx }}$ supply must supply the average current. Therefore, calculate $\mathrm{I}_{\text {LED_AVERAGE }}$ as follows:
$I_{\text {LED_AVERAGE }}=\left(t_{\text {LED_PULSEE }} / t_{\text {LED_PERIOD }}\right) \times I_{\text {LED_PEAK }}$
where:
$I_{\text {LED_AVERAGE }}$ is the average current needed from the $V_{\text {Ledx }}$ supply during the pulse period, and it is also the $\mathrm{V}_{\text {Ledx }}$ supply current rating.
$I_{\text {LED_PEAK }}$ is peak current setting of the LED.
For the numbers shown in Equation 1, $\mathrm{I}_{\text {Led_average }}=3 / 19 \times$ Iled_peak. For typical LED timing, the average $\mathrm{V}_{\text {ledx }}$ supply current is $3 / 19 \times 250 \mathrm{~mA}=39.4 \mathrm{~mA}$, indicating that the $\mathrm{V}_{\text {LEDx }}$ supply must support a dc current of 40 mA .

## DETERMINING Cvied

To determine the $\mathrm{C}_{\text {VIED }}$ capacitor value, determine the maximum forward-biased voltage, Vfb_led_max, of the LED in operation. The LED current, Ifb_led_max, converts to $\mathrm{V}_{\text {fb_Led_max }}$ as shown in Figure 26. In this example, 250 mA of current through two green LEDs in parallel yields $V_{\text {FB_Led_max }}=3.95 \mathrm{~V}$. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops due to the LED peak current being very large. In addition, these resistances can be unnecessary constraints on the $V_{\text {Ledx }}$ supply.


Figure 26. Example of the Average LED Forward-Biased Voltage Drop as a Function of the Driver Current

To correctly size the C Cled capacitor, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED.

To calculate the minimum value for the $\mathrm{V}_{\text {LEDx }}$ bypass capacitor, use the following equation:

$$
\begin{equation*}
C_{V L E D}=\frac{t_{\text {LED_PULSE }} \times I_{\text {FB_LED_MAX }}}{V_{\text {LED_MIN }}-\left(V_{F B_{-} L E D \_M A X}+0.2\right)} \tag{2}
\end{equation*}
$$

where:
$t_{\text {LED_PULSE }}$ is the LED pulse width.
$I_{F B B_{-} L E D_{-} M A X}$ is the maximum forward-biased current on the LED used in operating the device.
$V_{L E D_{-} M I N}$ is the lowest voltage from the VLEDx supply with no load. $V_{F B_{-} L E D_{-} M A X}$ is the maximum forward-biased voltage required on the LED to achieve $\mathrm{I}_{\text {Led_peak. }}$.

The numerator of the Cvled equation sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the $\mathrm{V}_{\text {LEDx }}$ supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the 0.2 V compliance of the LED driver and the forward-biased voltage of the LED operating at the maximum current is satisfied. For a typical ADPD103 example, assume that the lowest value for the $V_{\text {LEDx }}$ supply is 4.4 V , and that the peak current is 250 mA for two 528 nm LEDs in parallel. The minimum value for $\mathrm{C}_{\text {vLed }}$ is then equal to $3 \mu \mathrm{~F}$.

$$
\begin{equation*}
C_{\text {VLED }}=\left(3 \times 10^{-6} \times 0.250\right) /(4.4-(3.95+0.2))=3 \mu \mathrm{~F} \tag{3}
\end{equation*}
$$

As shown in the Equation 3, as the minimum supply voltage drops close to the maximum anode voltage, the demands on C Cled become more stringent, forcing the capacitor value higher. It is important to insert the correct values into these equations. For example, using an average value for $\mathrm{V}_{\text {LED_MIN }}$ instead of the worst case value for $\mathrm{V}_{\text {LED_MIN }}$ can cause a serious design deficiency, resulting in a Cvied value that is too small and that causes insufficient optical power in the application. Therefore, adding a sufficient margin on Cvied is strongly recommended. Add additional margin to $\mathrm{C}_{\text {vLED }}$ to account for derating of the capacitor value over voltage, bias, temperature and other factors over the life of the component.

## LED INDUCTANCE CONSIDERATIONS

The LED drivers (LEDXx) on the ADPD103 have configurable slew rate settings (Register 0x22, Bits[6:4], Register 0x23, Bits[6:4], and Register 0x24, Bits[6:4]). These slew rates are defined in Table 3. Even at the lowest setting, careful consideration must be taken in board design and layout. If a large series inductor, such as a long PCB trace, is placed between the LED cathode and one of the LEDXx pins, voltage spikes from the switched inductor can cause violations of absolute maximum and minimum voltages on the LEDXx pins during the slew portion of the LED pulse.

To verify that there are no voltage spikes on the LEDXx pins due to parasitic inductance, use an oscilloscope on the LEDXx pins to monitor the voltage during normal operation. Any positive spike $>3.6 \mathrm{~V}$ may damage the device.
In addition, a negative spike $<-0.3 \mathrm{~V}$ may also damage the device.

## RECOMMENDED START-UP SEQUENCE

At power-up, the device is in standby mode (Register 0x10 = 0x0), as shown in Figure 14. The ADPD103 does not require a particular power-up sequence.

From standby mode, to begin measurement, initiate the ADPD103 as follows:

1. Set the CLK32K_EN bit (Register 0x4B, Bit 7) to start the sample clock ( 32 kHz clock). This clock controls the state machine. If this clock is off, the state machine is not able to transition as defined by Register $0 \times 10$.
2. Write $0 \times 1$ to Register $0 \times 10$ to force the device into program mode. Step 1 and Step 2 can be swapped, but the actual state transition does not occur until both steps occur.
3. Write additional control registers in any order while the device is in program mode to configure the device as required.
4. Write $0 \times 2$ to Register $0 \times 10$ to start normal sampling operation.

To terminate normal operation, follow this sequence to place the ADPD103 in standby mode:

1. Write $0 \times 1$ to Register $0 \times 10$ to force the device into program mode.
2. Write to the registers in any order while the device is in program mode.
3. Write 0 x 00 FF to Register 0 x 00 to clear all interrupts. If desired, clear the FIFO as well by setting the DIGITAL_ CLOCK_ENA bit (Register 0x5F, Bit 0) and writing 0x80FF to Register 0x00.
4. Write 0 x 0 to Register 0 x 10 to force the device into standby mode.
5. Optionally, stop the 32 kHz clock by resetting the CLK32K_ EN bit (Register 0x4B, Bit 7). Register 0 x 4 B , Bit $7=0$ is the only write that must be written when the device is in standby mode (Register $0 \times 10=0 \times 0$ ). If 0 is written to this bit while in program mode or normal mode, the device becomes unable to transition into any other mode, including standby mode, even if it is subsequently written to do so. As a result, the power consumption in what appears to be standby mode is greatly elevated. For this reason, and due to the very low current draw of the 32 kHz clock while in operation, it is recommended from an ease of use perspective to keep the 32 kHz clock running after it is turned on.

## READING DATA

The ADPD103 provides multiple methods for accessing the sample data. Each time slot can be independently configured to provide data access using the FIFO or the data registers. Interrupt signaling is also available to simplify timely data access. The FIFO is available to loosen the system timing requirements for data accesses.

## Reading Data Using the FIFO

The ADPD103 includes a 128-byte FIFO memory buffer that can be configured to store data from either or both time slots. Register 0x11 selects the kind of data from each time slot to be


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015-2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

[^1]:    ${ }^{1}$ LEDA or LEDB is one of LED1, LED2, or LED3. $\mathrm{V}_{\text {Leda }}$ or $\mathrm{V}_{\text {LedB }}$ is one of $\mathrm{V}_{\text {LED1 }}, \mathrm{V}_{\text {LED2 }}$, or $\mathrm{V}_{\text {Led3 }}$.
    ${ }^{2} V_{D D}$ is the voltage applied at the AVDD and DVDD pins.

[^2]:    ${ }^{1}$ DO means digital output, S means supply, REF means voltage reference, AI means analog input, AO means analog output, R means reserved, DI means digital input, and DIO means digital input/output.

[^3]:    ${ }^{1}$ S means supply, AO means analog output, DIO means digital input/output, DO means digital output, REF means voltage reference, and AI means analog input.

[^4]:    ${ }^{1}$ Setting the SLOTx_LED_OFFSET below the specified minimum value may cause failure of ambient light rejection for large photodiodes.
    ${ }^{2}$ Setting the SLOTx_LED_PERIOD below the specified minimum value can cause invalid data captures.

[^5]:    ${ }^{1}$ NC means do not connect under the conditions provided in Table 16. Leave all unused inputs floating.

