



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FEATURES

- Integrated fractional-N phase-locked loop (PLL)**
- RF input frequency range: 700 MHz to 2700 MHz**
- Internal local oscillator (LO) frequency range: 350 MHz to 2850 MHz**
- Input P1dB: 17 dBm**
- Output IP3: 45 dBm**
- Single-pole four-throw (SP4T) RF input switch**
- Digital step attenuator (DSA) range: 0 dB to 15 dB**
- Integrated RF tunable balun allowing single-ended 50 Ω input**
- Multicore integrated voltage controlled oscillator (VCO)**
- Digitally programmable variable gain amplifier (DGA)**
  - 3 dB bandwidth: >600 MHz
- Balanced 150 Ω IF output impedance**
- Programmable via 3-wire serial port interface (SPI)**
- Single 5 V supply**

## APPLICATIONS

- Wireless receivers**
- Digital predistortion (DPD) receivers**

## GENERAL DESCRIPTION

The [ADRF6620](#) is a highly integrated active mixer and synthesizer that is ideally suited for wireless receiver subsystems. The feature rich device consists of a high linearity broadband active mixer; an integrated fractional-N PLL; low phase noise, multicore VCO; and IF DGA. In addition, the [ADRF6620](#) integrates a 4:1 RF switch, an on-chip tunable RF balun, programmable RF attenuator, and low dropout (LDO) regulators. This highly integrated device fits within a small 7 mm × 7 mm footprint.

The high isolation 4:1 RF switch and on-chip tunable RF balun enable the [ADRF6620](#) to support four single-ended 50 Ω terminated RF inputs. A programmable attenuator ensures optimal RF input drive to the high linearity mixer core. The integrated DSA has an attenuation range of 0 dB to 15 dB with a step size of 1 dB.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The [ADRF6620](#) offers two alternatives for generating the differential LO input signal: externally, via a high frequency, low phase noise LO signal, or internally, via the on-chip fractional-N PLL synthesizer. The integrated synthesizer enables continuous LO coverage from 350 MHz to 2850 MHz. The PLL reference input can support a wide frequency range because the divide and multiply blocks can be used to increase or decrease the reference frequency to the desired value before it is passed to the phase frequency detector (PFD).

The integrated high linearity DGA provides an additional gain range from 3 dB to 15 dB in steps of 0.5 dB for maximum flexibility in driving an analog-to-digital converter (ADC).

The [ADRF6620](#) is fabricated using an advanced silicon-germanium BiCMOS process. It is available in a 48-lead, RoHS-compliant, 7 mm × 7 mm LFCSP package with an exposed pad. Performance is specified over the –40°C to +85°C temperature range.

# ADRF6620\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADRF6620 Evaluation Board

## DOCUMENTATION

### Data Sheet

- ADRF6620: 700 MHz to 2700 MHz Rx Mixer with Integrated IF DGA, Fractional-N PLL, and VCO Data Sheet

### User Guides

- UG-558: Evaluating the ADRF6620, a 700 MHz to 2700 MHz Rx Mixer with Integrated IF Amplifier, Fractional-N PLL, and VCO

## SOFTWARE AND SYSTEMS REQUIREMENTS

- ADRF6620 Evaluation Board Software

## TOOLS AND SIMULATIONS

- ADRF6620 S-Parameters

## REFERENCE MATERIALS

### Product Selection Guide

- RF Source Booklet

## DESIGN RESOURCES

- ADRF6620 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADRF6620 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

---

**TABLE OF CONTENTS**

Features .....	1	Serial Port Interface (SPI) .....	27
Applications.....	1	Basic Connections.....	28
Functional Block Diagram .....	1	RF Input Balun Insertion Loss Optimization.....	30
General Description .....	1	IP3 and Noise Figure Optimization.....	31
Revision History .....	2	Interstage Filtering Requirements.....	35
Specifications.....	3	IF DGA vs. Load.....	38
RF Input to IF DGA Output System Specifications.....	3	ADC Interfacing .....	39
Synthesizer/PLL Specifications.....	4	Power Modes.....	40
RF Input to Mixer Output Specifications.....	6	Layout .....	40
IF DGA Specifications .....	7	Register Map .....	41
Digital Logic Specifications.....	8	Register Address Descriptions.....	42
Absolute Maximum Ratings.....	9	Register 0x00, Reset: 0x00000, Name: SOFT_RESET .....	42
Thermal Resistance .....	9	Register 0x01, Reset: 0x8B7F, Name: Enables .....	42
ESD Caution.....	9	Register 0x02, Reset: 0x0058, Name: INT_DIV .....	43
Pin Configuration and Function Descriptions.....	10	Register 0x03, Reset: 0x0250, Name: FRAC_DIV .....	43
Typical Performance Characteristics .....	11	Register 0x04, Reset: 0x0600, Name: MOD_DIV .....	43
RF Input to DGA Output System Performance .....	11	Register 0x20, Reset: 0x0C26, Name: CP_CTL.....	44
Phase-Locked Loop (PLL).....	13	Register 0x21, Reset: 0x0003, Name: PFD_CTL.....	45
RF Input to Mixer Output Performance .....	17	Register 0x22, Reset: 0x000A, Name: FLO_CTL.....	46
IF DGA .....	20	Register 0x23, Reset: 0x0000, Name: DGA_CTL.....	47
Spurious Performance.....	22	Register 0x30, Reset: 0x00000, Name: BALUN_CTL.....	48
Theory of Operation .....	24	Register 0x31, Reset: 0x08EF, Name: MIXER_CTL .....	48
RF Input Switches.....	24	Register 0x40, Reset: 0x0010, Name: PFD_CTL2.....	49
Tunable Balun .....	25	Register 0x42, Reset: 0x000E, Name: DITH_CTL1.....	50
RF Digital Step Attenuator (DSA).....	25	Register 0x43, Reset: 0x0001, Name: DITH_CTL2 .....	50
Active Mixer.....	25	Outline Dimensions .....	51
Digitally Programmable Variable Gain Amplifier (DGA)....	25	Ordering Guide .....	51
LO Generation Block .....	26		

**REVISION HISTORY**

7/13—Revision 0: Initial Version



## SPECIFICATIONS

VCCx = 5 V, T<sub>A</sub> = 25°C, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>LO INPUT</b>					
Internal LO Frequency Range	LO_DIV_A = 00	350		2850	MHz
External LO Frequency Range		350		3200	MHz
LO Input Level		-6	0	+6	dBm
LO Input Impedance			50		Ω
<b>RF INPUT</b>					
Input Frequency		700		2700	MHz
Input Return Loss			12		dB
Input Impedance			50		Ω
<b>RF DIGITAL STEP ATTENUATOR</b>					
Attenuation Range	Step size = 1 dB	0		15	dB
<b>POWER SUPPLY</b>					
Power Consumption	LO output buffer disabled	4.75	5.0	5.25	V
	External LO + IF DGA enabled		1.3		W
	Internal LO + IF DGA enabled		1.7		W
	Only IF DGA enabled		0.6		W
Power-Down Current			6		mA

### RF INPUT TO IF DGA OUTPUT SYSTEM SPECIFICATIONS

VCCx = 5 V, T<sub>A</sub> = 25°C, high-side LO injection, f<sub>IF</sub> = 200 MHz, internal LO frequency, IF DGA output load = 150 Ω, and 2 V p-p differential output with third-order low-pass filter, unless otherwise noted. For mixer settings for maximum linearity, see Table 16. All losses from input and output traces and baluns are de-embedded from results

Table 2. RF Switch + Balun + RF Attenuator + Mixer + IF DGA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>DYNAMIC PERFORMANCE AT f<sub>RF</sub> = 900 MHz</b>					
Voltage Conversion Gain	f <sub>IF</sub> = 200 MHz		12		dB
Output P1dB			18		dBm
Output IP3	1 V p-p each output tone, 1 MHz tone spacing		43		dBm
Output IP2	1 V p-p each output tone, 1 MHz tone spacing		78		dBm
Noise Figure	Noise figure optimized		16		dB
<b>DYNAMIC PERFORMANCE AT f<sub>RF</sub> = 1900 MHz</b>					
Voltage Conversion Gain	f <sub>IF</sub> = 200 MHz		11		dB
Output P1dB			18		dBm
Output IP3	1 V p-p each output tone, 1 MHz tone spacing		45		dBm
Output IP2	1 V p-p each output tone, 1 MHz tone spacing		75		dBm
Noise Figure	Noise figure optimized		18.5		dB
<b>DYNAMIC PERFORMANCE AT f<sub>RF</sub> = 2100 MHz</b>					
Voltage Conversion Gain	f <sub>IF</sub> = 200 MHz		10.5		dB
Output P1dB			18		dBm
Output IP3	1 V p-p each output tone, 1 MHz tone spacing		45		dBm
Output IP2	1 V p-p each output tone, 1 MHz tone spacing		66		dBm
Noise Figure	Noise figure optimized		19		dB
<b>DYNAMIC PERFORMANCE AT f<sub>RF</sub> = 2700 MHz</b>					
Voltage Conversion Gain	f <sub>IF</sub> = 200 MHz		9		dB
Output P1dB			18		dBm
Output IP3	1 V p-p each output tone, 1 MHz tone spacing		44		dBm
Output IP2	1 V p-p each output tone, 1 MHz tone spacing		74		dBm
Noise Figure	Noise figure optimized		21		dB

## SYNTHESIZER/PLL SPECIFICATIONS

VCCX = 5 V, TA = 25°C, fREF = 153.6 MHz, fREF power = 4 dBm, fPFD = 38.4 MHz, and loop filter bandwidth = 120 kHz, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
PLL REFERENCE					
PLL Reference Frequency		12		464	MHz
PLL Reference Level	For PLL lock condition	-15	+4	+14	dBm
PFD FREQUENCY					
		24		58	MHz
INTERNAL VCO RANGE					
		2800		5700	MHz
OPEN-LOOP VCO PHASE NOISE					
fVCO2 = 3.4 GHz	VTUNE = 2 V, LO_DIV_A = 00				
	1 kHz offset		-39		dBc/Hz
	10 kHz offset		-81		dBc/Hz
	100 kHz offset		-103		dBc/Hz
	800 kHz offset		-123		dBc/Hz
	1 MHz offset		-125		dBc/Hz
	6 MHz offset		-143		dBc/Hz
	10 MHz offset		-147		dBc/Hz
	40 MHz offset		-155		dBc/Hz
	VCO sensitivity (Kv)		88		MHz/V
fVCO1 = 4.6 GHz	1 kHz offset		-39		dBc/Hz
	10 kHz offset		-74		dBc/Hz
	100 kHz offset		-101		dBc/Hz
	800 kHz offset		-123		dBc/Hz
	1 MHz offset		-125		dBc/Hz
	6 MHz offset		-143		dBc/Hz
	10 MHz offset		-147		dBc/Hz
	40 MHz offset		-156		dBc/Hz
	VCO sensitivity (Kv)		89		MHz/V
	fVCO0 = 5.5 GHz	1 kHz offset		-39	
10 kHz offset			-69		dBc/Hz
100 kHz offset			-99		dBc/Hz
800 kHz offset			-121		dBc/Hz
1 MHz offset			-124		dBc/Hz
6 MHz offset			-142		dBc/Hz
10 MHz offset			-146		dBc/Hz
40 MHz offset			-155		dBc/Hz
VCO sensitivity (Kv)			72		MHz/V
SYNTHESIZER SPECIFICATIONS					
fLO = 1.710 GHz, fVCO2 = 3.420 GHz	Measured at LO output, LO_DIV_A = 01				
fPFD Spurs	fREF = 153.6 MHz, fPFD = 38.4 MHz, 120 kHz loop filter				
	fPFD × 1		-83		dBc
	fPFD × 2		-89		dBc
	fPFD × 3		-90		dBc
	fPFD × 4		-93		dBc
Closed-Loop Phase Noise	1 kHz offset		-97		dBc/Hz
	10 kHz offset		-110		dBc/Hz
	100 kHz offset		-107		dBc/Hz
	800 kHz offset		-128		dBc/Hz
	1 MHz offset		-132		dBc/Hz
	6 MHz offset		-144		dBc/Hz
	10 MHz offset		-152		dBc/Hz
Integrated Phase Noise	40 MHz offset		-158		dBc/Hz
	10 kHz to 40 MHz integration bandwidth		0.21		° rms
Figure of Merit (FOM) <sup>1</sup>			-222		dBc/Hz

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
$f_{LO} = 2.305 \text{ GHz}$ , $f_{VCO1} = 4.610 \text{ GHz}$					
$f_{PFD}$ Spurs	$f_{PFD} \times 1$		-84		dBc
	$f_{PFD} \times 2$		-87		dBc
	$f_{PFD} \times 3$		-91		dBc
	$f_{PFD} \times 4$		-92		dBc
Closed-Loop Phase Noise	1 kHz offset		-93		dBc/Hz
	10 kHz offset		105		dBc/Hz
	100 kHz offset		-103		dBc/Hz
	800 kHz offset		-116		dBc/Hz
	1 MHz offset		-130		dBc/Hz
	6 MHz offset		-144		dBc/Hz
	10 MHz offset		-152		dBc/Hz
	40 MHz offset		-156		dBc/Hz
Integrated Phase Noise Figure of Merit <sup>1</sup>	10 kHz to 40 MHz integration bandwidth		0.3		° rms
			-222		dBc/Hz
$f_{LO} = 2.75 \text{ GHz}$ , $f_{VCO2} = 5.5 \text{ GHz}$					
$f_{PFD}$ Spurs	$f_{PFD} \times 1$		-82		dBc
	$f_{PFD} \times 2$		-88		dBc
	$f_{PFD} \times 3$		-93		dBc
	$f_{PFD} \times 4$		-96		dBc
Closed-Loop Phase Noise	1 kHz offset		-93		dBc/Hz
	10 kHz offset		-101		dBc/Hz
	100 kHz offset		-99		dBc/Hz
	800 kHz offset		-122		dBc/Hz
	1 MHz offset		-128		dBc/Hz
	6 MHz offset		-144		dBc/Hz
	10 MHz offset		-151		dBc/Hz
	40 MHz offset		-154		dBc/Hz
Integrated Phase Noise Figure of Merit <sup>1</sup>	10 kHz to 40 MHz integration bandwidth		0.38		° rms
			-222		dBc/Hz

<sup>1</sup> Figure of merit (FOM) is computed as phase noise (dBc/Hz) - 10 log 10( $f_{PFD}$ ) - 20 log 10( $f_{LO}/f_{PFD}$ ). The FOM was measured across the full LO range, with  $f_{REF} = 160 \text{ MHz}$  and  $f_{REF}$  power = 4 dBm (500 V/ $\mu$ s slew rate) with a 40 MHz  $f_{PFD}$ . The FOM was computed at 50 kHz offset.

## RF INPUT TO MIXER OUTPUT SPECIFICATIONS

VCCX = 5 V, TA = 25°C, high-side LO injection, f<sub>IF</sub> = 200 MHz, external LO frequency, and RF attenuation = 0 dB, unless otherwise noted. Mixer settings configured for maximum linearity (see Table 16). All losses from input and output traces and baluns are de-embedded from results.

Table 4. RF Switch + Balun + RF Attenuator + Mixer

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
VOLTAGE GAIN	Differential 255 Ω load		-4		dB
MIXER OUTPUT IMPEDANCE	Differential (see Figure 87)		255		Ω
DYNAMIC PERFORMANCE AT f <sub>RF</sub> = 900 MHz					
Voltage Conversion Gain			-2		dB
Input P1dB			17		dBm
Input IP3	-5 dBm each input tone, 1 MHz tone spacing		40		dBm
Input IP2	-5 dBm each input tone, 1 MHz tone spacing		65		dBm
Noise Figure			15		dB
LO to RF Leakage			-70		dBm
RF to LO Leakage			-60		dBc
LO to IF Leakage			-32		dBm
RF to IF Leakage	With respect to 0 dBm RF input power		-45		dBc
Isolation <sup>1</sup>	Isolation between RFIN0 and RFIN3		-52		dBc
DYNAMIC PERFORMANCE AT f <sub>RF</sub> = 1900 MHz					
Voltage Conversion Gain			-3		dB
Input P1dB			17		dBm
Input IP3	-5 dBm each input tone, 1 MHz tone spacing		40		dBm
Input IP2	-5 dBm each input tone, 1 MHz tone spacing		62		dBm
Noise Figure			17		dB
LO to RF Leakage			-60		dBm
RF to LO Leakage			-50		dBc
LO to IF Leakage			-35		dBm
RF to IF Leakage	With respect to 0 dBm RF input power		-43		dBc
Isolation <sup>1</sup>	Isolation between RFIN0 and RFIN3		-47		dBc
DYNAMIC PERFORMANCE AT f <sub>RF</sub> = 2100 MHz					
Voltage Conversion Gain			-3.5		dB
Input P1dB			18		dBm
Input IP3	-5 dBm each input tone, 1 MHz tone spacing		40		dBm
Input IP2	-5 dBm each input tone, 1 MHz tone spacing		54.5		dBm
Noise Figure			18		dB
LO to RF Leakage			-60		dBm
RF to LO Leakage			-40		dBc
LO to IF Leakage			-35		dBm
RF to IF Leakage	With respect to 0 dBm RF input power		-40		dBc
Isolation <sup>1</sup>	Isolation between RFIN0 and RFIN3		-45		dBc
DYNAMIC PERFORMANCE AT f <sub>RF</sub> = 2700 MHz					
Voltage Conversion Gain			-4.7		dB
Input P1dB			19		dBm
Input IP3	-5 dBm each input tone, 1 MHz tone spacing		40		dBm
Input IP2	-5 dBm each input tone, 1 MHz tone spacing		56		dBm
Noise Figure			21		dB
LO to RF Leakage			-60		dBm
RF to LO Leakage			-45		dBc
LO to IF Leakage			-40		dBm
RF to IF Leakage	With respect to 0 dBm RF input power		-42		dBc
Isolation <sup>1</sup>	Isolation between RFIN0 and RFIN3		-41		dBc

<sup>1</sup> Isolation between RF inputs. An input signal was applied to RFIN0 while RFIN1 to RFIN3 were terminated with 50 Ω. The IF signal amplitude was measured at the mixer output. The internal switch was then configured for RFIN3, and the feedthrough was measured as a delta from the fundamental.



**IF DGA SPECIFICATIONS**

$V_{CCX} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_S = R_L = 150\ \Omega$  differential,  $f_{IF} = 200\text{ MHz}$ ,  $2\text{ V}$  p-p differential output, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.

**Table 5.**

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
BANDWIDTH					
-1 dB Bandwidth	$V_{OUT} = 2\text{ V p-p}$		500		MHz
-3 dB Bandwidth	$V_{OUT} = 2\text{ V p-p}$		700		MHz
SLEW RATE			5.5		V/ns
INPUT STAGE					
Input P1dB	At minimum gain		17		dBm
Input Impedance			150		$\Omega$
Common-Mode Input Voltage			1.5		V
Common-Mode Rejection Ratio (CMRR)			50		dB
GAIN					
Power/Voltage Gain, Step Size = 0.5 dB		3		15	dB
Gain Flatness	$50\text{ MHz} < f_c < 200\text{ MHz}$		0.2		dB
Gain Conformance Error			$\pm 0.1$		dB
Gain Temperature Sensitivity			0.008		dB/C
Gain Step Response			15		ns
OUTPUT STAGE					
Output P1dB			18		dBm
Output Impedance	See Figure 88		150		$\Omega$
NOISE/HARMONIC PERFORMANCE at 200 MHz					
Output IP3	1 V p-p each output tone, 1 MHz tone spacing		45		dBm
Output IP2	1 V p-p each output tone, 1 MHz tone spacing		63		dBm
HD2	$V_{OUT} = 2\text{ V p-p}$		-87		dBc
HD3	$V_{OUT} = 2\text{ V p-p}$		-84		dBc
Noise Figure			10		dB

DIGITAL LOGIC SPECIFICATIONS

Table 6.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
SERIAL PORT INTERFACE TIMING						
Input Voltage High	$V_{IH}$		1.4			V
Input Voltage Low	$V_{IL}$				0.70	V
Output Voltage High	$V_{OH}$	$I_{OH} = -100 \mu A$	2.3			V
Output Voltage Low	$V_{OL}$	$I_{OL} = +100 \mu A$	0.2			V
Serial Clock Period	$t_{SCLK}$		38			ns
Setup Time Between Data and Rising Edge of SCLK	$t_{DS}$		8			ns
Hold Time Between Data and Rising Edge of SCLK	$t_{DH}$		8			ns
Setup Time Between Falling Edge of $\overline{CS}$ and SCLK	$t_s$		10			ns
Hold Time Between Rising Edge of $\overline{CS}$ and SCLK	$t_H$		10			ns
Minimum Period SCLK Can Be in Logic High State	$t_{HIGH}$		10			ns
Minimum Period SCLK Can Be in Logic Low State	$t_{LOW}$		10			ns
Maximum Time Delay Between Falling Edge of SCLK and Output Data Valid for a Read Operation	$t_{ACCESS}$				231	ns
Maximum Time Delay Between $\overline{CS}$ Deactivation and SDIO Bus Return to High Impedance	$t_z$				5	ns

Timing Diagram




Figure 2. Serial Port Interface Timing

11485-002

## ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
VCCx	-0.5 V to +5.5 V
RFSW0, RFSW1	-0.3 V to +3.6 V
RFIN0, RFIN1, RFIN2, RFIN3	20 dBm
LOIN-, LOIN+	16 dBm
REFIN	-0.3 V to +3.6 V
IFIN-, IFIN+	-1.2 V to +3.6 V
$\overline{CS}$ , SCLK, SDIO	-0.3 V to +3.6 V
VTUNE	-0.3 V to +3.6 V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

Table 8. Thermal Resistance


Package Type	$\theta_{JC}$	Unit
48-Lead LFCSP	1.62	°C/W

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES  
 1. THE EXPOSED PAD MUST BE CONNECTED TO A GROUND PLANE WITH LOW THERMAL IMPEDANCE.

11489-003

Figure 3. Pin Configuration

Table 9. Pin Function Descriptions<sup>1</sup>

Pin No.	Mnemonic	Description
1, 12, 13, 14, 24	VCC1, VCC2, VCC3, VCC4, VCC5	5 V Power Supplies. Decouple all power supply pins to ground, using 100 pF and 0.1 μF capacitors. Place the decoupling capacitors near the pins.
2, 7, 37, 46	DECL1, DECL2, DECL3, DECL4	Decouple all DECLx pins to ground, using 100 pF, 0.1 μF, and 10 μF capacitors. Place the decoupling capacitors near the pins.
3	CP	Synthesizer Charge Pump Output. Connect this pin to the VTUNE pin through the loop filter.
4, 5, 17, 20, 23, 25, 27, 28, 30, 31, 33, 34, 36, 48	GND	Ground.
6	REFIN	Synthesizer Reference Frequency Input.
8 to 11	IFOUT1+, IFOUT1-, IFOUT2+, IFOUT2-	IF DGA Outputs. Connect the positive pins such that IFOUT1+ and IFOUT2+ are tied together. Similarly, connect the negative pins such that IFOUT1- and IFOUT2- are tied together. Refer to the Layout section for a recommended layout that minimizes parasitic capacitance and optimizes performance.
15, 16	IFIN-, IFIN+	Differential IF DGA Inputs. AC couple the mixer outputs to the IF DGA inputs.
18, 19	MXOUT+, MXOUT-	Differential Mixer Outputs. AC couple the mixer outputs to the IF DGA inputs.
21, 22	LOOUT+, LOOUT-	Differential LO Outputs. The differential output impedance is 50 Ω.
26, 29, 32, 35	RFIN3, RFIN2, RFIN1, RFIN0	RF Inputs. These single-ended RF inputs have a 50 Ω input impedance and must be ac-coupled.
38, 39	RFSW0, RFSW1	External Pin Control of RF Input Switches. For logic high, connect these pins to 2.5 V logic.
40	CS	SPI Chip Select, Active Low. 3.3 V tolerant logic levels.
41	SCLK	SPI Clock. 3.3 V tolerant logic levels.
42	SDIO	SPI Data Input or Output. 3.3 V tolerant logic levels.
43	MUXOUT	Multiplexer Output. This output pin provides the PLL reference signal or the PLL lock detect signal.
44, 45	LOIN-, LOIN+	Differential Local Oscillator Inputs. The differential input impedance is 50 Ω.
47	VTUNE	VCO Tuning Voltage. Connect this pin to the CP pin through the loop filter.
49	EPAD	Exposed Pad. The exposed pad must be connected to a ground plane with low thermal impedance.

<sup>1</sup> For more connection information about these pins, see Table 14.

# TYPICAL PERFORMANCE CHARACTERISTICS

## RF INPUT TO DGA OUTPUT SYSTEM PERFORMANCE

VCCX = 5 V, TA = 25°C, RFDSA\_SEL = 00 (0 dB), RFSW\_SEL = 00 (RFIN0), BAL\_CIN and BAL\_COUT optimized for maximum gain; MIXER\_BIAS, MIXER\_RDAC, and MIXER\_CDAC optimized for highest linearity, DGA at maximum gain; third-order low-pass filter between the mixer output and IF DGA input; high-side LO, internal LO frequency, IF frequency = 200 MHz, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.




Figure 4. Gain vs. RF Frequency; IF Frequency = 200 MHz




Figure 6. Gain vs. IF Frequency; LO Sweep with Fixed RF, IF Roll-Off




Figure 5. OP1dB vs. RF Frequency




Figure 7. OP1dB vs. IF Frequency; LO Sweep with Fixed RF, IF Roll-Off




Figure 8. OIP2/OIP3 vs. RF Frequency; Measured on 1 V p-p on Each Tone at DGA Output




Figure 11. OIP2/OIP3 vs. IF Frequency; LO Sweep with Fixed RF, IF Roll-Off; Measured on 1 V p-p on Each Tone at DGA Output




Figure 9. Gain vs. IF Frequency; RF Sweep with Fixed LO; IF and RF Roll-Off; Measured on 1 V p-p on Each Tone at DGA Output




Figure 12. OIP2/OIP3 vs. IF Frequency; RF Sweep with Fixed LO; IF and RF Roll-Off; Measured on 1 V p-p on Each Tone at DGA Output




Figure 10. OIP2/OIP3 vs. RFDSA; Measured on 1 V p-p on Each Tone at DGA Output




Figure 13. Supply Current vs. RF Frequency



**PHASE-LOCKED LOOP (PLL)**

VCCX = 5 V, TA = 25°C, 120 kHz loop filter, fREF = 153.6 MHz, PLL reference amplitude = 4 dBm, fFPD = 38.4 MHz, measured at LO output, unless otherwise noted.




Figure 14. VCO2 Open-Loop VCO Phase Noise vs. Offset Frequency;  $f_{VCO2} = 3.4$  GHz, LO\_DIV\_A = 00, VTUNE = 2 V

11489-010




Figure 17. VCO2 Closed-Loop Phase Noise for Various LO\_DIV\_A Dividers vs. Offset Frequency;  $f_{VCO2} = 3.4$  GHz

11489-013




Figure 15. VCO1 Open-Loop Phase Noise vs. Offset Frequency;  $f_{VCO1} = 4.6$  GHz, LO\_DIV\_A = 00, VTUNE = 2 V

11489-011




Figure 18. VCO1 Closed-Loop Phase Noise for Various LO\_DIV\_A Dividers vs. Offset Frequency;  $f_{VCO1} = 4.6$  GHz

11489-014




Figure 16. VCO0 Open-Loop Phase Noise vs. Offset Frequency;  $f_{VCO0} = 5.5$  GHz, LO\_DIV\_A = 00, VTUNE = 2 V

11489-012




Figure 19. VCO0 Closed-Loop Phase Noise for Various LO\_DIV\_A Dividers vs. Offset Frequency;  $f_{VCO0} = 5.532$  GHz

11489-015




Figure 20. PLL Figure of Merit (FOM) vs. LO Frequency




Figure 23.  $V_{TUNE}$  vs. VCO Frequency




Figure 21. Open-Loop Phase Noise vs. VCO Frequency;  $LO\_DIV\_A = 00$




Figure 24. Open-Loop Phase Noise vs. VCO Frequency;  $LO\_DIV\_A = 00$




Figure 22. 120 kHz Bandwidth Loop Phase Noise,  $LO\_DIV\_A = 01$ ; Offset = 1 kHz, 50 kHz, 400 kHz, 1 MHz, and 10 MHz




Figure 25. 120 kHz Bandwidth Loop Phase Noise,  $LO\_DIV\_A = 01$ ; Offset = 100 kHz, 800 kHz, 6 MHz, and 40 MHz




Figure 26. 10 kHz to 40 MHz Integrated Phase Noise vs. VCO Frequency; LO\_DIV\_A = 01, 10, and 11, Including Spurs, for Various LO Divider Ratios




Figure 29. 10 kHz to 40 MHz Integrated Phase Noise vs. VCO Frequency; LO\_DIV\_A = 01, 10, and 11, Excluding Spurs, for Various LO Divider Ratios




Figure 27.  $f_{PFD}$  Spurs vs. VCO Frequency; 1x PFD Offset; Measured at LO Output




Figure 30.  $f_{PFD}$  Spurs vs. VCO Frequency; 2x PFD Offset; Measured at LO Output




Figure 28.  $f_{PFD}$  Spurs vs. VCO Frequency; 3x PFD Offset; Measured at LO Output




Figure 31.  $f_{PFD}$  Spurs vs. VCO Frequency; 4x PFD Offset; Measured at LO Output




Figure 32. Supply Current vs. LO Frequency; LO\_DRV\_LVL = 00, 01, 10, and 11




Figure 35. LO Amplitude vs. LO Frequency; LO\_DRV\_LVL = 00, 01, 10, and 11




Figure 33. RF to LO Output Feedthrough, LO\_DRV\_LVL = 00




Figure 36.  $f_{PFD}$  Spurs, LO\_DIV\_A = 01, 1x PFD Offset; Measured on LO Output and DGA Output




Figure 34. LO Frequency Settling Time, Loop Filter Bandwidth = 120 kHz

**RF INPUT TO MIXER OUTPUT PERFORMANCE**

VCCX = 5 V, TA = 25°C, RL = 250 Ω, external LO, PLO = 0 dBm, RFDSA\_SEL = 00 (0 dB), RFSW\_SEL = 00 (RFIN0), BAL\_CIN and BAL\_COUT optimized, MIXER\_BIAS, MIXER\_RDAC, and MIXER\_CDAC optimized for highest linearity, DGA and LO output disabled, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.




Figure 37. Mixer Gain vs. RF Frequency




Figure 40. Mixer Gain vs. IF Frequency; LO Sweep with Fixed RF, IF Roll-Off




Figure 38. Mixer IP1dB vs. RF Frequency




Figure 41. Mixer IP1dB vs. IF Frequency; LO Sweep with Fixed RF, IF Roll-Off




Figure 39. Mixer IIP2/IIP3 vs. RF Frequency; PIN = -5 dBm/Tone, 1 MHz Spacing




Figure 42. Mixer IIP2/IIP3 vs. IF Frequency; PIN = -5 dBm/Tone, 1 MHz Spacing, LO Sweep with Fixed RF, IF Roll-Off




Figure 43. Mixer Gain vs. RF Frequency; RFSW\_SEL = 00, 01, 10, and 11




Figure 46. Mixer IIP2/IIP3 vs. RF Frequency; RFSW\_SEL = 00, 01, 10, and 11




Figure 44. Mixer Input to Mixer Output Isolation vs. RF Frequency; RFSW\_SEL = 00 Driven




Figure 47. Mixer Input to Mixer Output Isolation vs. RF Frequency; RFSW\_SEL = 11 Driven




Figure 45. Mixer Input to Mixer Output Isolation vs. RF Frequency; RFSW\_SEL = 01 Driven




Figure 48. Mixer Input to Mixer Output Isolation vs. RF Frequency; RFSW\_SEL = 10 Driven






Figure 49. LO to IF Feedthrough at Mixer Output Without Filtering




Figure 52.  $I_{CC}$  vs. RF Frequency; DGA and LO Output Disabled




Figure 50. RF to IF Feedthrough at Mixer Output Without Filtering; Mixer Input Power = 0 dBm




Figure 53. SSB Noise Figure vs. RF Frequency (see Table 16)




Figure 51. LO to RF Feedthrough;  $P_{LO} = 0$  dBm

IF DGA

VCCX = 5 V, TA = 25°C, RS = RL = 150 Ω, IF = 200 MHz, 2 V p-p differential output, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.




Figure 54. DGA Gain vs. IF Frequency and Temperature




Figure 57. DGA Gain and Gain Step Error vs. Gain Setting and Temperature




Figure 55. DGA OP1dB vs. Frequency and Temperature; Maximum Gain




Figure 58. DGA OP1dB vs. Gain Setting and Temperature




Figure 56. DGA OIP2/OIP3 vs. IF Frequency and Temperature; Maximum Gain




Figure 59. DGA OIP2/OIP3 vs. Gain Setting and Temperature




Figure 60. DGA HD2/HD3 vs. IF Frequency and Temperature; Maximum Gain




Figure 63. DGA HD2/HD3 vs. Gain Setting and Temperature




Figure 61. DGA HD2/HD3 vs. Output Power (POUT) and Gain Setting




Figure 64. DGA OIP2/OIP3 vs. Output Power (POUT) and Gain Setting




Figure 62. DGA IMD2/IMD3 vs. IF Frequency and Temperature; Maximum Gain




Figure 65. DGA IMD2/IMD3 vs. Gain Setting

**SPURIOUS PERFORMANCE**

$(N \times f_{RF}) - (M \times f_{LO})$  spur measurements were made using the standard evaluation board. Mixer spurious products were measured in decibels (dB) relative to the carrier (dBc) from the IF output power level. Data is shown for all spurious components greater than -115 dBc and frequencies of less than 3 GHz.

**915 MHz Performance**

VCCX = 5 V, TA = 25°C, RF power = 0 dBm, internal LO, fRF = 914 MHz, fLO = 1114 MHz

		M						
		0	1	2	3	4	5	6
N	0		-34	-35				
	1	-43	0	-52	-16			
	2	-72	-60	-72	-67	-74		
	3	-102	-73	-103	-78	<-115	-80	
	4		-102	<-115	<-115	<-115	<-115	
	5			<-115	-105	<-115	<-115	<-115
	6				<-115	<-115	<-115	<-115

**1910 MHz Performance**

VCCX = 5 V, TA = 25°C, RF power = 0 dBm, internal LO, fRF = 1910 MHz, fLO = 2110 MHz.

		M						
		0	1	2	3	4	5	6
N	0		-38.208					
	1	-40.462	-0.001	-50.9				
	2		-59.208	-69.655	-62.35			
	3			-106.741	-74.322	-106.429		
	4				<-115	<-115	<-115	
	5				<-115	<-115	-110.954	
	6						<-115	<-115

**2140 MHz Performance**

VCCX = 5 V, TA = 25°C, RF power = 0 dBm, internal LO, fRF = 2140 MHz, fLO = 2340 MHz.

		M						
		0	1	2	3	4	5	6
N	0		-40					
	1	-36	0	-45				
	2		-58	-67	-59			
	3			<-115	-74	<-115		
	4				<-115	<-115	<-115	
	5					<-115	<-115	<-115
	6						<-115	<-115

**2700 MHz Performance**

$V_{CCX} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , RF power = 0 dBm, internal LO,  $f_{RF} = 2700\text{ MHz}$ ,  $f_{LO} = 2500\text{ MHz}$ .

		M						
		0	1	2	3	4	5	6
N	0		-38.613					
	1	-40.126	-0.001	-43.84				
	2		-58.299	-67.06	-62.116			
	3				-73.603	<-115		
	4					<-115	<-115	
	5						<-115	<-115
	6							<-115

## THEORY OF OPERATION

The **ADRF6620** integrates the essential elements of a multi-channel loopback receiver that is typically used in digital predistortion systems. The main features of the **ADRF6620** include a single-pole four throw (SP4T) RF input switch with tunable balun, variable attenuation, a wideband active mixer, and digitally programmable variable gain amplifier (DGA). In addition, the **ADRF6620** integrates a local oscillator (LO) generation block consisting of a synthesizer and a multicore voltage controlled oscillator (VCO) with an octave range and low phase noise. The synthesizer uses a fractional-N phase-locked loop (PLL) to enable continuous LO coverage from 350 MHz to 2850 MHz.

Putting all the building blocks of the **ADRF6620** together, the signal path through the device starts at the RF input, where one of four single-ended RF inputs is selected by the input mux and converted to a differential signal via a tunable balun. The differential RF signal is attenuated to an optimal input level via the digital step attenuator with 15 dB of attenuation range in steps of 1 dB. The RF signal is then mixed via a Gilbert cell mixer with the LO signal down to an IF frequency. The 255 Ω terminated differential output of the mixer is brought off chip to a pair of inductors and passed through an IF filter. The output of the IF filter is ac-coupled off chip and fed to an on-chip digital attenuator and IF DGA. The output of the IF DGA is then passed to an off-chip analog-to-digital converter (ADC).

### RF INPUT SWITCHES

The **ADRF6620** integrates a SP4T switch where one of four RF inputs is selected. The desired RF input can be selected using either pin control or register writes via the SPI. Compared to the serial write approach, pin control allows faster control over the switch. When the RFSW0 pin (Pin 38) and the RFSW1 pin (Pin 39) are used, the RF switches can switch at speeds of up to

100 ns. When serial port control is used, the switch time is 100 ns, plus the latency of the SPI programming.

The RFSW\_MUX bit (Register 0x23, Bit 11) selects whether the RF input switch is controlled via the external pins or the SPI port. By default at power-up, the device is configured for serial control. Writing to the RFSW\_SEL bits (Register 0x23, Bits[10:9]) allows selection of one of the four RF inputs. Alternatively, by setting the RFSW\_MUX bit high, the RFSW0 and RFSW1 pins can be used to select the RF input. Table 10 summarizes the different control options for the RF inputs.

To maintain good channel-to-channel isolation, ensure that unused RF inputs are properly terminated. The RFINx ports are internally terminated with 50 Ω resistors and have a dc bias level of 2.5 V. To avoid disrupting the dc level, the recommended termination is a dc blocking capacitor to GND. Figure 66 shows the recommended configuration when only RFIN0 is used, and the other RF input ports are properly terminated.




Figure 66. Terminating Unused RF Input Ports

Table 10. RF Input Selection Table

RFSW_MUX (Register Address 0x23[11])	SPI Control, RFSW_SEL (Register Address 0x23[10:9])		Pin Control		RF Input
	Bit 10	Bit 9	RFSW1, Pin 39	RFSW0, Pin 38	
0	0	0	X <sup>1</sup>	X <sup>1</sup>	RFIN0
0	0	1	X <sup>1</sup>	X <sup>1</sup>	RFIN1
0	1	0	X <sup>1</sup>	X <sup>1</sup>	RFIN2
0	1	1	X <sup>1</sup>	X <sup>1</sup>	RFIN3
1	X <sup>1</sup>	X <sup>1</sup>	0	0	RFIN0
1	X <sup>1</sup>	X <sup>1</sup>	0	1	RFIN1
1	X <sup>1</sup>	X <sup>1</sup>	1	0	RFIN2
1	X <sup>1</sup>	X <sup>1</sup>	1	1	RFIN3

<sup>1</sup>X = don't care.