## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 1200 MHz to 2400 MHz Quadrature Modulator with 1550 MHz to 2150 MHz Frac-N PLL and Integrated VCO

## Data Sheet

## FEATURES

IQ modulator with integrated fractional-N PLL
Output frequency range: $1200 \mathbf{~ M H z}$ to $\mathbf{2 4 0 0} \mathbf{~ M H z}$
Internal LO frequency range: 1550 MHz to 2150 MHz
Output P1dB: 13.1 dBm @ 2140 MHz
Output IP3: 29.1 dBm @ 2140 MHz
Noise floor: $\mathbf{- 1 5 9 . 6 ~ d B m / H z ~ @ ~} 1960$ MHz
Baseband bandwidth: 750 MHz (3 dB)
SPI serial interface for PLL programming
Integrated LDOs and LO buffer
Power supply: 5 V/240 mA
40-lead $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP

## APPLICATIONS

## Cellular communications systems

GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA, LTE

## Broadband wireless access systems

## Satellite modems

## GENERAL DESCRIPTION

The ADRF6702 provides a quadrature modulator and synthesizer solution within a small $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ footprint while requiring minimal external components.

The ADRF6702 is designed for RF outputs from 1200 MHz to 2400 MHz . The low phase noise VCO and high performance quadrature modulator make the ADRF6702 suitable for next generation communication systems requiring high signal dynamic range and linearity. The integration of the IQ modulator, PLL, and VCO provides for significant board savings and reduces the BOM and design complexity.

The integrated fractional-N PLL/synthesizer generates a $2 \times \mathrm{f}_{\mathrm{LO}}$ input to the IQ modulator. The phase detector together with an external loop filter is used to control the VCO output. The VCO output is applied to a quadrature divider. To reduce spurious components, a sigma-delta ( $\Sigma-\Delta$ ) modulator controls the programmable PLL divider.

The IQ modulator has wideband differential $I$ and $Q$ inputs, which support baseband as well as complex IF architectures. The single-ended modulator output is designed to drive a $50 \Omega$ load impedance and can be disabled.
The ADRF6702 is fabricated using an advanced silicongermanium BiCMOS process. It is available in a 40 -lead, exposed-paddle, Pb -free, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP package. Performance is specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. A lead-free evaluation board is available.

Table 1.

| Part No. | Internal LO Range | $\mathbf{\pm 3 ~ d B ~ R F o u t ~ B a l u n ~ R a n g e ~}$ |
| :--- | :--- | :--- |
| ADRF6701 | 750 MHz | 400 MHz |
|  | 1150 MHz | 1250 MHz |
| ADRF6702 | 1550 MHz | 1200 MHz |
|  | 2150 MHz | 2400 MHz |
| ADRF6703 | 2100 MHz | 1550 MHz |
|  | 2600 MHz | 2650 MHz |
| ADRF6704 | 2500 MHz | 2050 MHz |
|  | 290 MHz | 3000 MHz |



Figure 1.
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADRF6702 Evaluation Board


## DOCUMENTATION $\square$

## Application Notes

- AN-1100: Wireless Transmitter IQ Balance and Sideband Suppression


## Data Sheet

- ADRF6702: 1200 MHz to 2400 MHz Quadrature Modulator with 1550 MHz to 2150 MHz Frac-N PLL and Integrated VCO Data Sheet


## TOOLS AND SIMULATIONS

- ADIsimPLL ${ }^{\text {TM }}$
- ADIsimRF


## REFERENCE DESIGNS

- CN0243


## REFERENCE MATERIALS

## Press

- Industry's First Half Watt RF Driver Amplifier with Dynamically Adjustable Bias and Extended Temperature Range


## Product Selection Guide

- RF Source Booklet

Technical Articles

- Integrated Devices Arm Infrastructure Radios


## DESIGN RESOURCES

- ADRF6702 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADRF6702 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Timing Characteristics ..... 6
Absolute Maximum Ratings ..... 7
ESD Caution .....  7
Pin Configuration and Function Descriptions ..... 8
Typical Performance Characteristics ..... 10
Theory of Operation ..... 16
PLL + VCO ..... 16
Basic Connections for Operation ..... 16
External LO ..... 16
Loop Filter ..... 17
DAC-to-IQ Modulator Interfacing ..... 18
Adding a Swing-Limiting Resistor ..... 18
IQ Filtering ..... 19
Baseband Bandwidth ..... 19
REVISION HISTORY
10/11—Rev. A to Rev. B
Changes Table 1 ..... 1
7/11—Rev. 0 to Rev. A
Changes to Noise Floor in Features Section and Table 1 .....  1
Changes to Specifications Section ..... 2
Changes to Figure 16, Figure 17, and Figure 18 ..... 12
Changes to Figure 28 ..... 14
Changes to Figure 32 and Figure 34 ..... 15
Added Figure 34, Renumbered Sequentially ..... 15
Changes to Figure 35 ..... 17
Added Figure 40 ..... 19
Changes to Figure 52 ..... 31
4/11—Revision 0: Initial Version
Device Programming and Register Sequencing ..... 19
Register Summary ..... 20
Register Description ..... 21
Register 0—Integer Divide Control (Default: 0x0001C0) .. ..... 21
Register 1-Modulus Divide Control (Default: 0x003001).. 22
Register 2-Fractional Divide Control (Default: 0x001802) 22
Register 3- $\Sigma-\Delta$ Modulator Dither Control (Default: 0x10000B) ..... 23
Register 4-PLL Charge Pump, PFD, and Reference Path Control (Default: 0x0AA7E4) ..... 24
Register 5-LO Path and Modulator Control (Default: 0x0000D5) ..... 26
Register 6-VCO Control and VCO Enable (Default: 0x1E2106) ..... 27
Register 7-External VCO Enable ..... 27
Characterization Setups ..... 28
Evaluation Board ..... 30
Evaluation Board Control Software ..... 30
Outline Dimensions ..... 35
Ordering Guide ..... 35

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; baseband I/Q amplitude $=1 \mathrm{~V}$ p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency $\left(\mathrm{f}_{\mathrm{BB}}\right)=1 \mathrm{MHz} ; \mathrm{f}_{\text {PFD }}=38.4 \mathrm{MHz}$; $\mathrm{f}_{\text {REF }}=153.6 \mathrm{MHz}$ at +4 dBm Re: $50 \Omega(1 \mathrm{~V} \mathrm{p}-\mathrm{p}) ; 130 \mathrm{kHz}$ loop filter, unless otherwise noted.

Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING FREQUENCY RANGE | IQ modulator ( $\pm 3 \mathrm{~dB}$ RF output range) PLL LO range | $\begin{aligned} & 1200 \\ & 1550 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| RF OUTPUT = 1850 MHz <br> Nominal Output Power <br> IQ Modulator Voltage Gain <br> OP1dB <br> Carrier Feedthrough <br> Sideband Suppression <br> Quadrature Error <br> I/Q Amplitude Balance <br> Second Harmonic <br> Third Harmonic <br> Output IP2 <br> Output IP3 <br> Noise Floor | RFOUT pin <br> Baseband VIQ = 1 V p-p differential <br> RF output divided by baseband input voltage $\begin{aligned} & \text { Pout }-P\left(f_{\mathrm{LO}} \pm\left(2 \times \mathrm{f}_{\mathrm{BB}}\right)\right) \\ & \text { Pout }-\mathrm{P}\left(\mathrm{f}_{\mathrm{LO}} \pm\left(3 \times \mathrm{f}_{\mathrm{BB}}\right)\right) \\ & \mathrm{f}_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}, \text { Pout } \approx-2 \mathrm{dBm} \text { per tone } \\ & \mathrm{f}_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}, \mathrm{P}_{\text {out }} \approx-2 \mathrm{dBm} \text { per tone } \end{aligned}$ $\mathrm{I} / \mathrm{Q} \text { inputs }=0 \mathrm{~V} \text { differential with } 500 \mathrm{mV} \text { dc bias, } 20 \mathrm{MHz} \text { carrier offset }$ |  | $\begin{aligned} & 4 \\ & 0 \\ & 13.5 \\ & -41.2 \\ & -43.7 \\ & \pm 1 \\ & 0.02 \\ & -62.2 \\ & -50.6 \\ & 56 \\ & 31 \\ & -158.9 \end{aligned}$ |  | dBm <br> dB <br> dBm <br> dBm <br> dBc <br> Degrees <br> dB <br> dBC <br> dBc <br> dBm <br> dBm <br> $\mathrm{dBm} / \mathrm{Hz}$ |
| RF OUTPUT = 1960 MHz <br> Nominal Output Power <br> IQ Modulator Voltage Gain <br> OP1dB <br> Carrier Feedthrough <br> Sideband Suppression <br> Quadrature Error <br> I/Q Amplitude Balance <br> Second Harmonic <br> Third Harmonic <br> Output IP2 <br> Output IP3 <br> Noise Floor | RFOUT pin <br> Baseband VIQ = 1 V p-p differential <br> RF output divided by baseband input voltage $\begin{aligned} & \text { Pout }-P\left(f_{\llcorner O} \pm\left(2 \times f_{B B}\right)\right) \\ & \text { Pout }-P\left(f_{\llcorner\circ} \pm\left(3 \times f_{B B}\right)\right) \\ & \mathrm{f}_{1 \mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}, \text { Pout } \approx-2 \mathrm{dBm} \text { per tone } \\ & \mathrm{f}_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f} 2_{\mathrm{BB}}=4.5 \mathrm{MHz}, \mathrm{P}_{\text {out }} \approx-2 \mathrm{dBm} \text { per tone } \end{aligned}$ $\mathrm{I} / \mathrm{Q} \text { inputs }=0 \mathrm{~V} \text { differential with } 500 \mathrm{mV} \text { dc bias, } 20 \mathrm{MHz} \text { carrier offset }$ |  | $\begin{aligned} & 4.1 \\ & 0.1 \\ & 13.6 \\ & -40.6 \\ & -53.9 \\ & +0.7 /-1.7 \\ & 0.03 \\ & -74.6 \\ & -54.1 \\ & 66.4 \\ & 30.1 \\ & -159.6 \end{aligned}$ |  | dBm <br> dB <br> dBm <br> dBm <br> dBc <br> Degrees <br> dB <br> dBC <br> dBc <br> dBm <br> dBm <br> $\mathrm{dBm} / \mathrm{Hz}$ |
| RF OUTPUT $=2140 \mathrm{MHz}$ <br> Nominal Output Power <br> IQ Modulator Voltage Gain <br> OP1dB <br> Carrier Feedthrough <br> Sideband Suppression <br> Quadrature Error <br> I/Q Amplitude Balance <br> Second Harmonic <br> Third Harmonic <br> Output IP2 <br> Output IP3 <br> Noise Floor | RFOUT pin <br> Baseband VIQ $=1 \mathrm{~V}$ p-p differential <br> RF output divided by baseband input voltage $\begin{aligned} & \text { Pout }-\mathrm{P}\left(\mathrm{f}_{\mathrm{LO}} \pm\left(2 \times \mathrm{f}_{\mathrm{BB}}\right)\right) \\ & \text { Pout }-\mathrm{P}\left(\mathrm{f}_{\mathrm{LO}} \pm\left(3 \times \mathrm{f}_{\mathrm{BB}}\right)\right) \\ & \mathrm{f} 1_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f} 2_{\mathrm{BB}}=4.5 \mathrm{MHz}, \text { Pout } \approx-2 \mathrm{dBm} \text { per tone } \\ & \left.\mathrm{f} 1_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f} 2_{\mathrm{BB}}=4.5 \mathrm{MHz}, \text { Pout } \approx-2 \mathrm{dBm} \text { per tone }\right) \end{aligned}$ $\mathrm{I} / \mathrm{Q} \text { inputs }=0 \mathrm{~V} \text { differential with } 500 \mathrm{mV} \text { dc bias, } 20 \mathrm{MHz} \text { carrier offset }$ |  | $\begin{aligned} & 3.8 \\ & -0.2 \\ & 13.1 \\ & -46.8 \\ & -44.4 \\ & \pm 1 \\ & 0.02 \\ & -71.8 \\ & -57.3 \\ & 70.4 \\ & 29.1 \\ & -158.1 \end{aligned}$ |  | dBm <br> dB <br> dBm <br> dBm <br> dBc <br> Degrees <br> dB <br> dBC <br> dBc <br> dBm <br> dBm <br> $\mathrm{dBm} / \mathrm{Hz}$ |
| SYNTHESIZER SPECIFICATIONS Internal LO Range Figure of Merit (FOM) ${ }^{1}$ | Synthesizer specifications referenced to the modulator output | 1550 | $-220.5$ | 2150 | MHz <br> $\mathrm{dBc} / \mathrm{Hz} / \mathrm{Hz}$ |


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE CHARACTERISTICS <br> REFIN Input Frequency <br> REFIN Input Capacitance Phase Detector Frequency MUXOUT Output Level <br> MUXOUT Duty Cycle | REFIN, MUXOUT pins <br> Low (lock detect output selected) High (lock detect output selected) | 12 <br> 20 <br> 2.7 | 4 <br> 50 | $\begin{aligned} & 160 \\ & 40 \\ & 0.25 \end{aligned}$ | MHz <br> pF <br> MHz <br> V <br> V <br> \% |
| CHARGE PUMP <br> Charge Pump Current <br> Output Compliance Range | Programmable to $250 \mu \mathrm{~A}, 500 \mu \mathrm{~A}, 750 \mu \mathrm{~A}, 1000 \mu \mathrm{~A}$ | 1 | $500$ | 2.8 | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~V} \end{aligned}$ |
| PHASE NOISE (FREQUENCY = $1850 \mathrm{MHz}, \mathrm{f}_{\text {PFD }}=38.4 \mathrm{MHz}$ ) <br> Integrated Phase Noise Reference Spurs | Closed loop operation (see Figure 35 for loop filter design) <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 10 MHz integration bandwidth <br> $\mathrm{f}_{\mathrm{PFD}} / 2$ <br> $\mathrm{f}_{\mathrm{PFD}}$ <br> $\mathrm{f}_{\text {PFD }} \times 2$ <br> $\mathrm{f}_{\text {PFD }} \times 3$ <br> $\mathrm{f}_{\text {PED }} \times 4$ |  | $\begin{aligned} & -110.8 \\ & -105.8 \\ & -124.6 \\ & -150 \\ & 0.27 \\ & -112 \\ & -84 \\ & -87 \\ & -93 \\ & -90 \\ & \hline \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> dBc <br> dBc <br> dBc <br> dBC <br> dBc |
| PHASE NOISE (FREQUENCY = $1960 \mathrm{MHz}, \mathrm{f}_{\mathrm{PFD}}=38.4 \mathrm{MHz}$ ) <br> Integrated Phase Noise Reference Spurs | Closed loop operation (see Figure 35 for loop filter design) <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 10 MHz integration bandwidth <br> $\mathrm{f}_{\mathrm{PFD}} / 2$ <br> $\mathrm{f}_{\mathrm{PFD}}$ <br> $\mathrm{f}_{\text {PFD }} \times 2$ <br> $\mathrm{f}_{\mathrm{PFD}} \times 3$ <br> $\mathrm{f}_{\text {PFD }} \times 4$ |  | $\begin{aligned} & -108.5 \\ & -104.2 \\ & -125.1 \\ & -149.9 \\ & 0.25 \\ & -110 \\ & -83 \\ & -97 \\ & -91 \\ & -97 \\ & \hline \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> dBc <br> dBC <br> dBC <br> dBC <br> dBc |
| PHASE NOISE (FREQUENCY = $2140 \mathrm{MHz}, \mathrm{f}_{\text {PFD }}=38.4 \mathrm{MHz}$ ) <br> Integrated Phase Noise Reference Spurs | Closed loop operation (see Figure 35 for loop filter design) <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 10 MHz integration bandwidth <br> $\mathrm{f}_{\mathrm{PFD}} / 2$ <br> $f_{\text {PFD }}$ <br> $\mathrm{f}_{\text {PFD }} \times 2$ <br> $\mathrm{f}_{\text {PFD }} \times 3$ <br> $\mathrm{f}_{\text {PFD }} \times 4$ |  | $\begin{aligned} & -107.5 \\ & -102.7 \\ & -126.1 \\ & -150.4 \\ & 0.25 \\ & -111 \\ & -86 \\ & -88 \\ & -91 \\ & -99 \\ & \hline \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> dBC <br> dBC <br> dBC <br> dBC <br> dBC |
| RF OUTPUT HARMONICS | Measured at RFOUT, frequency $=2140 \mathrm{MHz}$ <br> Second harmonic <br> Third harmonic |  | $\begin{aligned} & -47 \\ & -74 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
| LO INPUT/OUTPUT <br> Output Frequency Range <br> LO Output Level at 1960 MHz <br> LO Input Level <br> LO Input Impedance | LOP, LON <br> Divide by 2 circuit in LO path enabled <br> Divide by 2 circuit in LO path disabled $2 \times$ LO or $1 \times$ LO mode, into a $50 \Omega$ load, LO buffer enabled Externally applied $2 \times$ LO, PLL disabled <br> Externally applied $2 \times$ LO, PLL disabled | $\begin{aligned} & 1550 \\ & 3100 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2150 \\ & 4300 \end{aligned}$ | MHz <br> MHz <br> dBm <br> dBm <br> $\Omega$ |

ADRF6702

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BASEBAND INPUTS <br> I and Q Input DC Bias Level Bandwidth <br> Differential Input Impedance Differential Input Capacitance | IP, IN, QP, QN pins <br> $P_{\text {out }} \approx-7 \mathrm{dBm}$, RF flatness of IQ modulator output calibrated out $0.5 \mathrm{~dB}$ $3 \mathrm{~dB}$ | 400 | $\begin{aligned} & 500 \\ & \\ & 350 \\ & 750 \\ & 920 \\ & 1 \end{aligned}$ | 600 | mV <br> MHz <br> MHz <br> $\Omega$ <br> pF |
| LOGIC INPUTS Input High Voltage, $\mathrm{V}_{\mathrm{NH}}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current, $\mathrm{limh}_{\text {indint }}$ Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | CLK, DATA, LE, ENOP, LOSEL |  | $\begin{aligned} & 0.1 \\ & 5 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| TEMPERATURE SENSOR Output Voltage Temperature Coefficient | VPTAT voltage measured at MUXOUT $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{RL} \geq 10 \mathrm{k} \Omega$ (LO buffer disabled) $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{RL} \geq 10 \mathrm{k} \Omega$ |  | $\begin{aligned} & 1.64 \\ & 3.9 \end{aligned}$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| POWER SUPPLIES Voltage Range Supply Current | VCC1, VCC2, VCC3, VCC4, VCC5, VCC6, VCC7 <br> Normal Tx mode (PLL and IQMOD enabled, LO buffer disabled) Tx mode using external LO input (internal VCO/PLL disabled) <br> Tx mode with LO buffer enabled <br> Power-down mode | 4.75 | $\begin{aligned} & 5 \\ & 240 \\ & 130 \\ & 290 \\ & 22 \end{aligned}$ | 5.25 | V <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |

${ }^{1}$ The figure of merit (FOM) is computed as phase noise $(\mathrm{dBc} / \mathrm{Hz})-10 \log 10\left(\mathrm{f}_{\mathrm{PFD}}\right)-20 \log 10\left(\mathrm{f}_{\mathrm{LO}} / \mathrm{f}_{\mathrm{PFD}}\right)$. The FOM was measured across the full LO range, with $\mathrm{f}_{\mathrm{REF}}=80 \mathrm{MHz}$, $\mathrm{f}_{\text {REF }}$ power $=10 \mathrm{dBm}$ ( $500 \mathrm{~V} / \mu \mathrm{s}$ slew rate) with a $40 \mathrm{MHz} \mathrm{f}_{\text {PFD }}$. The FOM was computed at 50 kHz offset.

## ADRF6702

## TIMING CHARACTERISTICS

Table 3.

| Parameter | Limit | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{1}$ | 20 | ns min | LE to CLK setup time |
| $\mathrm{t}_{2}$ | 10 | ns min | DATA to CLK setup time |
| $\mathrm{t}_{3}$ | 10 | ns min | DATA to CLK hold time |
| $\mathrm{t}_{4}$ | 25 | ns min | CLK high duration |
| $\mathrm{t}_{5}$ | 25 | ns min | CLK low duration |
| $\mathrm{t}_{6}$ | 10 | ns min | CLK to LE setup time |
| $\mathrm{t}_{7}$ | 20 | ns min | LE pulse width |



Figure 2. Timing Diagram

## ADRF6702

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (VCC1 to VCC7) | 5.5 V |
| Digital I/O, CLK, DATA, LE | -0.3 V to +3.6 V |
| LOP, LON | 18 dBm |
| IP, IN, QP, QN | -0.5 V to +1.5 V |
| REFIN | -0.3 V to +3.6 V |
| $\theta_{\mathrm{JA}}($ Exposed Paddle Soldered Down) |  |
| Maximum Junction Temperature | $35^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

[^0]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. THE EXPOSED PADDLE SHOULD BE SOLDERED TO A LOW IMPEDANCE GROUND PLANE.

Figure 3. Pin Configuration
Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 10, 17, 22, 27, 29, 34 | VCC1, VCC2, VCC3, VCC4, VCC5, VCC6, VCC7 | Power Supply Pins. The power supply voltage range is 4.75 V to 5.25 V . Drive all of these pins from the same power supply voltage. Decouple each pin with 100 pF and $0.1 \mu \mathrm{~F}$ capacitors located close to the pin. |
| 2 | DECL1 | Decoupling Node for Internal 3.3 V LDO. Decouple this pin with 100 pF and $0.1 \mu \mathrm{~F}$ capacitors located close to the pin. |
| 3 | CP | Charge Pump Output Pin. Connect VTUNE to this pin through the loop filter. If an external VCO is being used, connect the output of the loop filter to the VCO's voltage control pin. The PLL control loop should then be closed by routing the VCO's frequency output back into the ADRF6702 through the LON and LOP pins. |
| $\begin{aligned} & 4,7,11,15,20,21,23, \\ & 25,28,30,31,35 \end{aligned}$ | GND | Ground. Connect these pins to a low impedance ground plane. |
| 24 | NC | Do not connect to this pin. |
| 5 | RSET | Charge Pump Current. The nominal charge pump current can be set to $250 \mu \mathrm{~A}, 500 \mu \mathrm{~A}$, $750 \mu \mathrm{~A}$, or $1000 \mu \mathrm{~A}$ using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source). <br> In this mode, no external RSET is required. If DB18 is set to 1 , the four nominal charge pump currents (linominal) can be externally tweaked according to the following equation: $R_{\text {SET }}=\left(\frac{217.4 \times I_{C P}}{I_{\text {NOMINAL }}}\right)-37.8 \Omega$ <br> where $I_{\mathrm{CP}}$ is the base charge pump current in microamps. For further details on the charge pump current, see the Register 4-PLL Charge Pump, PFD, and Reference Path Control section. |
| 6 | REFIN | Reference Input. The nominal input level is 1 V p-p. Input range is 12 MHz to 160 MHz . This pin has high input impedance and should be ac-coupled. If REFIN is being driven by laboratory test equipment, the pin should be externally terminated with a $50 \Omega$ resistor (place the ac-coupling capacitor between the pin and the resistor). When driven from an $50 \Omega \mathrm{RF}$ signal generator, the recommended input level is 4 dBm . |
| 8 | MUXOUT | Multiplexer Output. This output allows a digital lock detect signal, a voltage proportional to absolute temperature (VPTAT), or a buffered, frequency-scaled reference signal to be accessed externally. The output is selected by programming DB21 to DB23 in Register 4. |
| 9 | DECL2 | Decoupling Node for 2.5 V LDO. Connect $100 \mathrm{pF}, 0.1 \mu \mathrm{~F}$, and $10 \mu \mathrm{~F}$ capacitors between this pin and ground. |
| 12 | DATA | Serial Data Input. The serial data input is loaded MSB first with the three LSBs being the control bits. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 13 | CLK | Serial Clock Input. This serial clock input is used to clock in the serial data to the registers. The data is latched into the 24 -bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz . |
| 14 | LE | Latch Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the six registers, the relevant latch being selected by the first three control bits of the 24-bit word. |
| 16 | ENOP | Modulator Output Enable/Disable. See Table 6. |
| 18, 19, 32, 33 | QP, QN, IN, IP | Modulator Baseband Inputs. Differential in-phase and quadrature baseband inputs. These inputs should be dc-biased to 0.5 V . |
| 26 | RFOUT | RF Output. Single-ended, $50 \Omega$ internally biased RF output. RFOUT must be ac-coupled to its load. |
| 36 | LOSEL | LO Select. This digital input pin determines whether the LOP and LON pins operate as inputs or outputs. This pin should not be left floating. LOP and LON become inputs if the LOSEL pin is set low and the LDRV bit of Register 5 is set low. External LO drive must be a $2 \times$ LO. In addition to setting LOSEL and LDRV low and providing an external $2 \times$ LO, the LXL bit of Register 5 (DB4) must be set to 1 to direct the external LO to the IQ modulator. LON and LOP become outputs when LOSEL is high or if the LDRV bit of Register 5 (DB3) is set to 1 . A $1 \times$ LO or $2 \times$ LO output can be selected by setting the LDIV bit of Register 5 (DB5) to 1 or 0 respectively (see Table 7). |
| 37,38 | LON, LOP | Local Oscillator Input/Output. The internally generated $1 \times$ LO or $2 \times$ LO is available on these pins. When internal LO generation is disabled, an external $1 \times$ LO or $2 \times$ LO can be applied to these pins. |
| 39 | VTUNE | VCO Control Voltage Input. This pin is driven by the output of the loop filter. Nominal input voltage range on this pin is 1.3 V to 2.5 V . If the external VCO mode is activated, this pin can be left open. |
| 40 | DECL3 | Decoupling Node for VCO LDO. Connect a 100 pF capacitor and a $10 \mu \mathrm{~F}$ capacitor between this pin and ground. |
|  | EP | Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane. |

Table 6. Enabling RFOUT

| ENOP | Register 5 Bit DB6 | RFOUT |
| :--- | :--- | :--- |
| $X^{1}$ | 0 | Disabled |
| 0 | $X^{1}$ | Disabled |
| 1 | 1 | Enabled |

${ }^{1} \mathrm{X}=$ don't care.
Table 7. LO Port Configuration ${ }^{1,2}$

| LON/LOP Function | LOSEL | Register 5 Bit DB5(LDIV) | Register 5 Bit DB4(LXL) | Register 5 Bit DB3 (LDRV) |
| :--- | :--- | :--- | :--- | :--- |
| Input $(2 \times$ LO) | 0 | X | 1 | 0 |
| Output (Disabled) | 0 | X | 0 | 0 |
| Output ( $\times$ LO) | 0 | 0 | 0 | 1 |
| Output $1 \times$ LO) | 1 | 0 | 0 | 0 |
| Output $1 \times$ LO) | 1 | 0 | 0 | 1 |
| Output $2 \times$ LO) | 0 | 1 | 0 | 1 |
| Output (2× LO) | 1 | 1 | 0 | 0 |
| Output (2× LO) | 1 | 1 | 0 | 1 |

${ }^{1} \mathrm{X}=$ don't care.
${ }^{2}$ LOSEL should not be left floating.

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; baseband $\mathrm{I} / \mathrm{Q}$ amplitude $=1 \mathrm{~V}$ p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency $\left(\mathrm{f}_{\mathrm{BB}}\right)=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{PFD}}=38.4 \mathrm{MHz} ; \mathrm{f}_{\mathrm{REF}}=153.6 \mathrm{MHz}$ at +4 dBm Re:50 $\Omega(1 \mathrm{~V}$ p-p); 130 kHz loop filter, unless otherwise noted.


Figure 4. Single Sideband (SSB) Output Power (Pout) vs. LO Frequency ( $f_{\llcorner O}$ ) and Temperature; Multiple Devices Shown


Figure 5. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency ( $f_{L O}$ ) and Temperature; Multiple Devices Shown


Figure 6. SSB Output Power, Second- and Third-Order Distortion, Carrier Feedthrough and Sideband Suppression vs. Baseband Differential Input Voltage (fout $=1960 \mathrm{MHz}$ )


Figure 7. Single Sideband (SSB) Output Power (Pout) vs. LO Frequency ( $f_{\text {LO }}$ ) and Power Supply; Multiple Devices Shown


Figure 8. SSB Output $1 d B$ Compression Point (OP1dB) vs. LO Frequency ( $f_{L 0}$ ) and Power Supply


Figure 9. SSB Output Power, Second- and Third-Order Distortion, Carrier Feedthrough and Sideband Suppression vs. Baseband Differential Input Voltage ( $f_{\text {OUT }}=2140 \mathrm{MHz}$ )


Figure 10. Carrier Feedthrough vs. LO Frequency ( $f_{\text {LO }}$ ) and Temperature; Multiple Devices Shown


Figure 11. Sideband Suppression vs. LO Frequency ( $f_{L O}$ ) and Temperature; Multiple Devices Shown


Figure 12. OIP3 and OIP2 vs. LO Frequency ( $f_{L O}$ ) and Temperature (Pout $\approx-2 d B m$ per Tone); Multiple Devices Shown


Figure 13. Carrier Feedthrough vs. LO Frequency ( $f_{\text {LO }}$ ) and Temperature After Nulling at $25^{\circ} \mathrm{C}$; Multiple Devices Shown


Figure 14. Sideband Suppression vs. LO Frequency ( $f_{L O}$ ) and Temperature After Nulling at $25^{\circ} \mathrm{C}$; Multiple Devices Shown


Figure 15. Second- and Third-Order Distortion vs. LO Frequency ( $f_{L O}$ ) and Temperature


Figure 16. Phase Noise vs. Offset Frequency and Temperature, $f_{L O}=1850 \mathrm{MHz}, 3.5 \mathrm{KHz}$ Filter


Figure 17. Phase Noise vs. Offset Frequency and Temperature, $f_{L O}=1960 \mathrm{MHz}$, 3.5 KHz Filter


Figure 18. Phase Noise vs. Offset Frequency and Temperature, $f_{\mathrm{LO}}=2140 \mathrm{MHz}, 3.5 \mathrm{KHz}$ Filter


Figure 19. Integrated Phase Noise vs. LO Frequency


Figure 20. Phase Noise vs. LO Frequency at $1 \mathrm{kHz}, 100 \mathrm{kHz}$, and 5 MHz Offsets


Figure 21. Phase Noise vs. LO Frequency at 10 kHz and 1 MHz Offsets


Figure 22. PLL Reference Spurs vs. LO Frequency ( $2 \times$ PFD and $4 \times$ PFD) at Modulator Output


Figure 23. PLL Reference Spurs vs. LO Frequency ( $0.5 \times$ PFD, $1 \times$ PFD, and $3 \times$ PFD) at Modulator Output


Figure 24. VTUNE vs. LO Frequency and Temperature


Figure 25. PLL Reference Spurs vs. LO Frequency ( $2 \times$ PFD and $4 \times$ PFD) at LO Output


Figure 26. PLL Reference Spurs vs. LO Frequency $(0.5 \times$ PFD, $1 \times$ PFD, and $3 \times$ PFD) at LO Output


Figure 27. Open-Loop VCO Phase Noise at $1841.074 \mathrm{MHz}, 1943.26 \mathrm{MHz}$, and 2140.48 MHz

## ADRF6702



Figure 28. IQ Modulator Noise Floor Cumulative Distributions at 1850 MHz, 1960 MHz , and 2140 MHz


Figure 29. Frequency Deviation from LO Frequency at $\mathrm{LO}=1.97 \mathrm{GHz}$ to 1.96 GHz vs. Lock Time


Figure 30. SSB Output Power and LO Feedthrough with RF Output Disabled


Figure 31. VPTAT Voltage vs. Temperature


Figure 32. Input Return Loss of LO Input (LON, LOP Driven Through MABA007159 1:1 Balun) and Output Return Loss of RFOUT vs. Frequency


Figure 33. Power Supply Current vs. Frequency and Temperature (PLL and IQMOD Enabled, LO Buffer Disabled)


Figure 34. Smith Chart Representation of RF Output

## THEORY OF OPERATION

The ADRF6702 integrates a high performance IQ modulator with a state of the art fractional-N PLL. The ADRF6702 also integrates a low noise VCO. The programmable SPI port allows the user to control the fractional-N PLL functions and the modulator optimization functions. This includes the capability to operate with an externally applied LO or VCO.
The quadrature modulator core within the ADRF6702 is a part of the next generation of industry-leading modulators from Analog Devices, Inc. The baseband inputs are converted to currents and then mixed to RF using high performance NPN transistors. The mixer output currents are transformed to a single-ended RF output using an integrated RF transformer balun. The high performance active mixer core, coupled with the low-loss RF transformer balun results in an exceptional OIP3 and OP1dB, with a very low output noise floor for excellent dynamic range. The use of a passive transformer balun rather than an active output stage leads to an improvement in OIP3 with no sacrifice in noise floor. At 1960 MHz the ADRF6702 typically provides an output P1dB of 13.6 dBm , OIP3 of 30.1 dBm , and an output noise floor of $-156.5 \mathrm{dBm} / \mathrm{Hz}$. Typical image rejection under these conditions is -44.4 dBc with no additional I and Q gain compensation.

## PLL + VCO

The fractional divide function of the PLL allows the frequency multiplication value from REFIN to the LOP/LON outputs to be a fractional value rather than restricted to an integer as in traditional PLLs. In operation, this multiplication value is INT $+($ FRAC/MOD $)$ where INT is the integer value, FRAC is the fractional value, and MOD is the modulus value, all of which are programmable via the SPI port. In previous fractional-N PLL designs, the fractional multiplication was achieved by periodically changing the fractional value in a deterministic way. The downside of this was often spurious components close to the fundamental signal. In the ADRF6702, a sigma delta modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.

## BASIC CONNECTIONS FOR OPERATION

Figure 35 shows the basic connections for operating the ADRF6702 as they are implemented on the device's evaluation board. The seven power supply pins should be individually decoupled using 100 pF and $0.1 \mu \mathrm{~F}$ capacitors located as close as possible to the pins. A single $10 \mu \mathrm{~F}$ capacitor is also recommended. The three internal decoupling nodes (labeled DECL3, DECL2, and DECL1) should be individually decoupled with capacitors as shown in Figure 35.

The four I and Q inputs should be driven with a bias level of 500 mV . These inputs are generally dc-coupled to the outputs of a dual DAC (see the DAC-to-IQ Modulator Interfacing and IQ Filtering sections for more information).
A 1 V p-p ( 0.353 V rms ) differential sine wave on the $I$ and Q inputs results in a single sideband output power of +4.1 dBm (at 1960 MHz ) at the RFOUT pin (this pin should be ac-coupled as shown in Figure 35). This corresponds to an IQ modulator voltage gain of +0.1 dB .

The reference frequency for the PLL (typically 1 V p-p between 12 MHz and 160 MHz ) should be applied to the REFIN pin, which should be ac-coupled. If the REFIN pin is being driven from a $50 \Omega$ source (for example, a lab signal generator), the pin should be terminated with $50 \Omega$ as shown in Figure 35 (an RF drive level of +4 dBm should be applied). Multiples or fractions of the REFIN signal can be brought back off-chip at the multiplexer output pin (MUXOUT). A lock-detect signal and an analog voltage proportional to the ambient temperature can also be brought out on this pin by setting the appropriate bits on (DB21-DB23) in Register 4 (see the Register Description section).

## EXTERNAL LO

The internally generated local oscillator (LO) signal can be brought off-chip as either a $1 \times$ LO or a $2 \times$ LO (via pins LOP and LON) by asserting the LOSEL pin and making the appropriate internal register settings. The LO output must be disabled whenever the RF output of the IQ modulator is disabled.

The LOP and LON pins can also be used to apply an external LO. This can be used to bypass the internal PLL/VCO or if operation using an external VCO is desired. To turn off the PLL Register 6, Bits[20:17] must be zero.


Figure 35. Basic Connections for Operation (Loop Filter Set to 130 kHz )

## LOOP FILTER

The loop filter is connected between the CP and VTUNE pins. The return for the loop filter components should be to Pin 40 (DECL3). The loop filter design in Figure 35 results in a 3 dB loop bandwidth of 130 kHz . The ADRF6702 closed loop phase noise was also characterized using a 2.5 kHz loop filter design. The recommended components for both filter designs are shown in Table 8. For assistance in designing loop filters with other characteristics, download the most recent revision of ADIsimPLL ${ }^{\text {x }}$ from www.analog.com/adisimpll. Operation with an external VCO is possible. In this case, the return for the loop filter components is ground (assuming a ground reference on the external VCO tuning input). The output of the loop filter is connected to the external VCO's tuning pin. The output of the VCO is brought back into the device on the LOP and LON pins (using a balun if necessary).

Table 8. Recommended Loop Filter Components

| Component | $\mathbf{1 3 0} \mathbf{~ k H z}$ Loop Filter | $\mathbf{2 . 5} \mathbf{~ k H z}$ Loop Filter |
| :--- | :--- | :--- |
| C 14 | 22 pF | $0.1 \mu \mathrm{~F}$ |
| R10 | $3 \mathrm{k} \Omega$ | $68 \Omega$ |
| C 15 | 2.7 nF | $4.7 \mu \mathrm{~F}$ |
| R9 | $10 \mathrm{k} \Omega$ | $270 \Omega$ |
| C13 | 6.8 pF | 47 nF |
| R65 | $10 \mathrm{k} \Omega$ | $0 \Omega$ |
| C40 | 22 pF | Open |
| R37 | $0 \Omega$ | $0 \Omega$ |
| R11 | Open | Open |
| R12 | $0 \Omega$ | $0 \Omega$ |

## ADRF6702

## DAC-TO-IQ MODULATOR INTERFACING

The ADRF6702 is designed to interface with minimal components to members of the Analog Devices, Inc., family of TxDACs ${ }^{\oplus}$. These dual-channel differential current output DACs provide an output current swing from 0 mA to 20 mA . The interface described in this section can be used with any DAC that has a similar output.
An example of an interface using the AD9122 TxDAC is shown in Figure 36. The baseband inputs of the ADRF6702 require a dc bias of 500 mV . The average output current on each of the outputs of the AD9122 is 10 mA . Therefore, a single $50 \Omega$ resistor to ground from each of the DAC outputs results in an average current of 10 mA flowing through each of the resistors, thus producing the desired 500 mV dc bias for the inputs to the ADRF6702.


Figure 36. Interface Between the AD9122 and ADRF6702 with $50 \Omega$ Resistors to Ground to Establish the 500 mVDC Bias for the ADRF6702 Baseband Inputs

The AD9122 output currents have a swing that ranges from 0 mA to 20 mA . With the $50 \Omega$ resistors in place, the ac voltage swing going into the ADRF6702 baseband inputs ranges from 0 V to 1 V (with the DAC running at 0 dBFS ). So the resulting drive signal from each differential pair is 2 V p-p differential with a 500 mV dc bias.

## ADDING A SWING-LIMITING RESISTOR

The voltage swing for a given DAC output current can be reduced by adding a third resistor to the interface. This resistor is placed in the shunt across each differential pair, as shown in Figure 37. It has the effect of reducing the ac swing without changing the dc bias already established by the $50 \Omega$ resistors.


Figure 37. AC Voltage Swing Reduction Through the Introduction of a Shunt Resistor Between the Differential Pair

The value of this ac voltage swing limiting resistor (RsL as shown in Figure 37) is chosen based on the desired ac voltage swing and IQ modulator output power. Figure 38 shows the relationship between the swing-limiting resistor and the peak-to-peak ac swing that it produces when $50 \Omega$ bias-setting resistors are used. A higher value of swing-limiting resistor will increase the output power of the ADRF6702 and signal-to-noise ratio (SNR) at the cost if higher intermodulation distortion. For most applications, the optimum value for this resistor will be between $100 \Omega$ and $300 \Omega$.

When setting the size of the swing-limiting resistor, the input impedance of the I and Q inputs should be taken into account. The I and Q inputs have a differential input resistance of $920 \Omega$. As a result, the effective value of the swing-limiting resistance is $920 \Omega$ in parallel with the chosen swing-limiting resistor. For example, if a swing-limiting resistance of $200 \Omega$ is desired (based on Figure 37), the value of $\mathrm{R}_{\text {sL }}$ should be set such that

$$
200 \Omega=\left(920 \times R_{S L}\right) /\left(920+R_{S L}\right)
$$

resulting in a value for $\mathrm{R}_{\mathrm{sL}}$ of $255 \Omega$.


Figure 38. Relationship Between the AC Swing-Limiting Resistor and the Peak-to-Peak Voltage Swing with $50 \Omega$ Bias-Setting Resistors

## IQ FILTERING

An antialiasing filter must be placed between the DAC and modulator to filter out Nyquist images and broadband DAC noise. The interface for setting up the biasing and ac swing discussed in the Adding a Swing-Limiting Resistor section, lends itself well to the introduction of such a filter. The filter can be inserted between the dc bias setting resistors and the ac swing-limiting resistor. Doing so establishes the input and output impedances for the filter.
Unless a swing-limiting resistor of $100 \Omega$ is chosen, the filter must be designed to support different source and load impedances. In addition, the differential input capacitance of the $I$ and $Q$ inputs ( 1 pF ) should be factored into the filter design. Modern filter design tools allow for the simulation and design of filters with differing source and load impedances as well as inclusion of reactive load components.

## BASEBAND BANDWIDTH

Figure 39 shows the frequency response of the ADRF6702's baseband inputs. This plot shows 0.5 dB and 3 dB bandwidths of 350 MHz and 750 MHz respectively. Any flatness variations across frequency at the ADRF6702 RF output have been calibrated out of this measurement.


Figure 39. Baseband Bandwidth


Figure 40. Differential Baseband Input R and Input C Equivalents (Shunt $R$ and Shunt C)

## DEVICE PROGRAMMING AND REGISTER SEQUENCING

The device is programmed via a 3-pin SPI port. The timing requirements for the SPI port are shown in Table 3 and Figure 2.
Eight programmable registers, each with 24 bits, control the operation of the device. The register functions are listed in Table 9. The eight registers should initially be programmed in reverse order, starting with Register 7 and finishing with Register 0. Once all eight registers have been initially programmed, any of the registers can be updated without any attention to sequencing.
Software is available on the ADRF6702 product page at www.analog.com that allows programming of the evaluation board from a PC running Windows ${ }^{\bullet}$ XP or Windows Vista.

To operate correctly under Windows XP, Version 3.5 of Microsoft .NET must be installed. To run the software on a Windows 7 PC, XP emulation mode must be used (using Virtual PC).

## ADRF6702

## REGISTER SUMMARY

Table 9. Register Functions

| Register | Function |
| :--- | :--- |
| Register 0 | Integer divide control (for the PLL) |
| Register 1 | Modulus divide control (for the PLL) |
| Register 2 | Fractional divide control (for the PLL) |
| Register 3 | $\Sigma-\Delta$ modulator dither control |
| Register 4 | PLL charge pump, PFD, and reference path control |
| Register 5 | LO path and modulator control |
| Register 6 | VCO control and VCO enable |
| Register 7 | External VCO enable |

## REGISTER DESCRIPTION <br> REGISTER 0-INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0)

With Register 0, Bits[2:0] set to 000, the on-chip integer divide control register is programmed as shown in Figure 41.

## Divide Mode

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the RF VCO output frequency ( $\mathrm{f}_{\mathrm{vco}}$ ) is calculated by

$$
\begin{equation*}
f_{V C O}=2 \times f_{P F D} \times(I N T) \tag{1}
\end{equation*}
$$

where:
$f_{V C O}$ is the output frequency of the internal VCO.
$f_{P F D}$ is the frequency of operation of the phase-frequency detector.
$I N T$ is the integer divide ratio value ( 21 to 123 in integer mode).

## Integer Divide Ratio

The integer divide ratio bits are used to set the integer value in Equation 2. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency. The VCO frequency ( fvco ) equation is

$$
\begin{equation*}
f_{V C O}=2 \times f_{P F D} \times(I N T+(F R A C / M O D)) \tag{2}
\end{equation*}
$$

where:
$I N T$ is the preset integer divide ratio value (24 to 119 in fractional mode).
$M O D$ is the preset fractional modulus ( 1 to 2047).
$F R A C$ is the preset fractional divider ratio value ( 0 to MOD -1 ).

| RESERVED |  |  |  |  |  |  |  |  |  |  |  |  | DIVIDE MODE | INTEGER DIVIDE RATIO |  |  |  |  |  |  | CONTROL BITS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DM | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 | C3(0) | C2(0) | C1(0) |



| ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 | INTEGER DIVIDE RATIO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 21 (INTEGER MODE ONLY) |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 22 (INTEGER MODE ONLY) |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 23 (INTEGER MODE ONLY) |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 24 |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 56 (DEFAULT) |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 119 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 120 (INTEGER MODE ONLY) |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 121 (INTEGER MODE ONLY) |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 122 (INTEGER MODE ONLY) |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 123 (INTEGER MODE ONLY) |

Figure 41. Register 0—Integer Divide Control Register Map

## ADRF6702

## REGISTER 1-MODULUS DIVIDE CONTROL (DEFAULT: 0x003001)

With Register 1, Bits[2:0] set to 001, the on-chip modulus divide control register is programmed as shown in Figure 42.

## Modulus Value

The modulus value is the preset fractional modulus ranging from 1 to 2047.

## REGISTER 2—FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802)

With Register 2, Bits[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in Figure 43.

## Fractional Value

The FRAC value is the preset fractional modulus ranging from 0 to <MDR.


Figure 42. Register 1—Modulus Divide Control Register Map


Figure 43. Register 2—Fractional Divide Control Register Map

## REGISTER 3- $\Sigma-\Delta$ MODULATOR DITHER CONTROL (DEFAULT: 0x10000B)

With Register 3, Bits[2:0] set to 011, the on-chip $\Sigma-\Delta$ modulator dither control register is programmed as shown in Figure 44. The recommended and default setting for dither enable is enabled (1).

The default value of the dither magnitude (15) should be set to a recommended value of 1 .
The dither restart value can be programmed from 0 to $2^{17}-1$, though a value of 1 is typically recommended.


Figure 44. Register 3- $\Sigma-\Delta$ Modulator Dither Control Register Map

## REGISTER 4—PLL CHARGE PUMP, PFD, AND REFERENCE PATH CONTROL (DEFAULT: 0x0AA7E4)

With Register 4, Bits[2:0] set to 100, the on-chip charge pump, PFD, and reference path control register is programmed as shown in Figure 45.

## CP Current

The nominal charge pump current can be set to $250 \mu \mathrm{~A}, 500 \mu \mathrm{~A}$, $750 \mu \mathrm{~A}$, or $1000 \mu \mathrm{~A}$ using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source).

In this mode, no external RSET is required. If DB18 is set to 1 , the four nominal charge pump currents ( $\mathrm{I}_{\text {Nominal }}$ ) can be externally tweaked according to the following equation:

$$
\begin{equation*}
R_{S E T}=\left(\frac{217.4 \times I_{C P}}{I_{\text {NOMINAL }}}\right)-37.8 \Omega \tag{3}
\end{equation*}
$$

where $I_{C P}$ is the base charge pump current in microamps.
The PFD phase offset multiplier ( $\theta_{\text {PFD, ofs }}$ ), which is set by Bits[16:12] of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to linearize the PFD-to-CP transfer function and can improve
fractional spurs. The magnitude of the phase offset is determined by the following equation:

$$
\begin{equation*}
|\Delta \Phi|(\mathrm{deg})=22.5 \frac{\theta_{\text {PFD,OFS }}}{I_{C P, M U L T}} \tag{4}
\end{equation*}
$$

The default value of the phase offset multiplier $\left(10 \times 22.5^{\circ}\right)$ should be set to a recommended value of $6 \times 22.5^{\circ}$.

This phase offset can be either positive or negative depending on the value of DB17 in Register 4.
The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by $2 \times$, $1 \times, 0.5 \times$, or $0.25 \times$. This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.
The device also has a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode is to provide a lock-detect output to allow the user to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be passed to the MUXOUT pin as described in Figure 35.


[^0]:    ${ }^{1}$ Per JDEC standard JESD 51-2.

