

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









1550 MHz to 2650 MHz Quadrature Modulator with 2100 MHz to 2600 MHz Frac-N PLL and Integrated VCO

Data Sheet ADRF6703

FEATURES

IQ modulator with integrated fractional-N PLL RF output frequency range: 1550 MHz to 2650 MHz Internal LO frequency range: 2100 MHz to 2600 MHz

Output P1dB: 14.2 dBm @ 2140 MHz Output IP3: 33.2 dBm @ 2140 MHz Noise floor: -159.6 dBm/Hz @ 2140 MHz Baseband bandwidth: 750 MHz (3 dB) SPI serial interface for PLL programming

Integrated LDOs and LO buffer Power supply: 5 V/240 mA 40-lead 6 mm × 6 mm LFCSP

APPLICATIONS

Cellular communications systems
GSM/EDGE, CDMA2000, W-CDMA, TD-SCDMA, LTE
Broadband wireless access systems
Satellite modems

GENERAL DESCRIPTION

The ADRF6703 provides a quadrature modulator and synthesizer solution within a small 6 mm \times 6 mm footprint while requiring minimal external components.

The ADRF6703 is designed for RF outputs from 1550 MHz to 2650 MHz. The low phase noise VCO and high performance quadrature modulator make the ADRF6703 suitable for next generation communication systems requiring high signal dynamic range and linearity. The integration of the IQ modulator, PLL, and VCO provides for significant board savings and reduces the BOM and design complexity.

The integrated fractional-N PLL/synthesizer generates a $2\times f_{\rm LO}$ input to the IQ modulator. The phase detector together with an external loop filter is used to control the VCO output. The VCO output is applied to a quadrature divider. To reduce spurious components, a sigma-delta $(\Sigma\text{-}\Delta)$ modulator controls the programmable PLL divider.

The IQ modulator has wideband differential I and Q inputs, which support baseband as well as complex IF architectures. The single-ended modulator output is designed to drive a 50 Ω load impedance and can be disabled.

The ADRF6703 is fabricated using an advanced silicongermanium BiCMOS process. It is available in a 40-lead, exposed-paddle, Pb-free, 6 mm \times 6 mm LFCSP package. Performance is specified from -40° C to $+85^{\circ}$ C. A lead-free evaluation board is available.

Table 1.

Part No.	Internal LO Range	±3 dB RF _{OUT} Balun Range
ADRF6701	750 MHz	400 MHz
	1150 MHz	1250 MHz
ADRF6702	1550 MHz	1200 MHz
	2150 MHz	2400 MHz
ADRF6703	2100 MHz	1550 MHz
	2600 MHz	2650 MHz
ADRF6704	2500 MHz	2050 MHz
	290 MHz	3000 MHz

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

ADRF6703* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS -

View a parametric search of comparable parts.

EVALUATION KITS

· ADRF6703 Evaluation Board

DOCUMENTATION

Application Notes

 AN-1100: Wireless Transmitter IQ Balance and Sideband Suppression

Data Sheet

 ADRF6703: 1550 MHz to 2650 MHz Quadrature Modulator with 2100 MHz to 2600 MHz Frac-N PLL and Integrated VCO Data Sheet

TOOLS AND SIMULATIONS 🖵

- ADIsimPLL™
- ADIsimRF

REFERENCE MATERIALS 🖵

Press

 Industry's First Half Watt RF Driver Amplifier with Dynamically Adjustable Bias and Extended Temperature Range

Product Selection Guide

· RF Source Booklet

Technical Articles

• Integrated Devices Arm Infrastructure Radios

DESIGN RESOURCES

- · ADRF6703 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

DISCUSSIONS 🖳

View all ADRF6703 EngineerZone Discussions.

SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

TABLE OF CONTENTS

6/11—Revision 0: Initial Version

Features1
Applications1
General Description1
Functional Block Diagram1
Revision History2
Specifications
Timing Characteristics6
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions8
Typical Performance Characteristics
Theory of Operation16
PLL + VCO
Basic Connections for Operation
External LO
Loop Filter
DAC-to-IQ Modulator Interfacing
Adding a Swing-Limiting Resistor
IQ Filtering19
Baseband Bandwidth
REVISION HISTORY
10/11—Rev. A to Rev. B
Changes to Table 11
6/11—Rev. 0 to Rev. A
Changes to Figure 1

Device Programming and Register Sequencing	19
Register Summary	20
Register Description	21
Register 0—Integer Divide Control (Default: 0x0001C0) 2	21
Register 1—Modulus Divide Control (Default: 0x003001)2	22
Register 2—Fractional Divide Control (Default: 0x001802) 2	22
Register $3-\Sigma-\Delta$ Modulator Dither Control (Default: $0x10000B$)	23
Register 4—PLL Charge Pump, PFD, and Reference Path Control (Default: 0x0AA7E4)	24
Register 5—LO Path and Modulator Control (Default: 0x0000D5)2	26
Register 6—VCO Control and VCO Enable (Default: 0x1E2106)	27
Register 7—External VCO Enable2	27
Characterization Setups	28
Evaluation Board	30
Evaluation Board Control Software	30
Outline Dimensions	35
Ordering Guide	35

SPECIFICATIONS

 $V_S = 5 \text{ V}$; $T_A = 25^{\circ}\text{C}$; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency (f_{BB}) = 1 MHz; $f_{PFD} = 38.4$ MHz; $f_{REF} = 153.6$ MHz at +4 dBm Re:50 Ω (1 V p-p); 130 kHz loop filter, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
OPERATING FREQUENCY RANGE	IQ modulator (±3 dB RF output range)	1550		2650	MHz
	PLL LO range	2100		2600	MHz
RF OUTPUT = 2140 MHz	RFOUT pin				
Nominal Output Power	Baseband VIQ = 1 V p-p differential		4.95		dBm
IQ Modulator Voltage Gain	RF output divided by baseband input voltage		0.95		dB
OP1dB			14.2		dBm
Carrier Feedthrough			-44.1		dBm
Sideband Suppression			-52.3		dBc
Quadrature Error			+0.0/-0.6		Degrees
I/Q Amplitude Balance			0.04		dB
Second Harmonic	$P_{OUT} - P (f_{LO} \pm (2 \times f_{BB}))$		-63.0		dBc
Third Harmonic	$P_{OUT} - P (f_{LO} \pm (3 \times f_{BB}))$		-52.0		dBc
Output IP2	$f1_{BB} = 3.5$ MHz, $f2_{BB} = 4.5$ MHz, $P_{OUT} \approx -2$ dBm per tone		70.1		dBm
Output IP3	$f1_{BB} = 3.5$ MHz, $f2_{BB} = 4.5$ MHz, $P_{OUT} \approx -2$ dBm per tone		33.2		dBm
Noise Floor	I/Q inputs = 0 V differential with 500 mV dc bias, 20 MHz carrier offset		-159.6		dBm/Hz
RF OUTPUT = 2300 MHz	RFOUT pin				
Nominal Output Power	Baseband VIQ = 1 V p-p differential		4.48		dBm
IQ Modulator Voltage Gain	RF output divided by baseband input voltage		0.48		dB
OP1dB			13.5		dBm
Carrier Feedthrough			-46.0		dBm
Sideband Suppression			-44.0		dBc
Quadrature Error			-0.25/-0.98		Degrees
I/Q Amplitude Balance			0.06		dB
Second Harmonic	$P_{OUT} - P (f_{LO} \pm (2 \times f_{BB}))$		-67.0		dBc
Third Harmonic	$P_{OUT} - P (f_{LO} \pm (3 \times f_{BB}))$		-53.0		dBc
Output IP2	$f1_{BB} = 3.5$ MHz, $f2_{BB} = 4.5$ MHz, $P_{OUT} \approx -2$ dBm per tone		68.6		dBm
Output IP3	$f1_{BB} = 3.5$ MHz, $f2_{BB} = 4.5$ MHz, $P_{OUT} \approx -2$ dBm per tone		32.7		dBm
Noise Floor	I/Q inputs = 0 V differential with 500 mV dc bias, 20 MHz carrier offset		-159.7		dBm/Hz
RF OUTPUT = 2600 MHz	RFOUT pin				
Nominal Output Power	Baseband VIQ = 1 V p-p differential		2.75		dBm
IQ Modulator Voltage Gain	RF output divided by baseband input voltage		-1.25		dB
OP1dB			11.8		dBm
Carrier Feedthrough			-46.8		dBm
Sideband Suppression			-35.3		dBc
Quadrature Error			0.56/2.3		Degrees
I/Q Amplitude Balance			0.06		dB
Second Harmonic	$P_{OUT} - P (f_{LO} \pm (2 \times f_{BB}))$		-63.0		dBc
Third Harmonic	$P_{OUT} - P (f_{LO} \pm (3 \times f_{BB}))$		-51.0		dBc
Output IP2	$f1_{BB} = 3.5 \text{ MHz}$, $f2_{BB} = 4.5 \text{ MHz}$, $P_{OUT} \approx -2 \text{ dBm per tone}$		62.0		dBm
Output IP3	$f1_{BB} = 3.5 \text{ MHz}$, $f2_{BB} = 4.5 \text{ MHz}$, $P_{OUT} \approx -2 \text{ dBm per tone}$)		29.2		dBm
Noise Floor	I/Q inputs = 0 V differential with 500 mV dc bias, 20 MHz carrier offset		-161.7		dBm/Hz
SYNTHESIZER SPECIFICATIONS	Synthesizer specifications referenced to the modulator output				
Internal LO Range		2100		2600	MHz
Figure of Merit (FOM) ¹			-222.0		dBc/Hz/Hz

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
REFERENCE CHARACTERISTICS	REFIN, MUXOUT pins				
REFIN Input Frequency		12		160	MHz
REFIN Input Capacitance			4		pF
Phase Detector Frequency		20		40	MHz
MUXOUT Output Level	Low (lock detect output selected)			0.25	V
	High (lock detect output selected)	2.7			V
MUXOUT Duty Cycle			50		%
CHARGE PUMP					
Charge Pump Current	Programmable to 250 μA, 500 μA, 750 μA, 1000 μA		500		μΑ
Output Compliance Range	γιοςιαππαδίε το 230 μι γ 300 μι γ 1300 μι γ	1	300	2.8	V
PHASE NOISE (FREQUENCY =	Closed loop operation (see Figure 35 for loop filter design)	- '		2.0	•
2140 MHz, f _{PFD} = 38.4 MHz)	Closed 100p operation (see Figure 33 for 100p litter design)				
	10 kHz offset		-105.3		dBc/Hz
	100 kHz offset		-103.1		dBc/Hz
	1 MHz offset		-127.9		dBc/Hz
	10 MHz offset		-127.9 -149.7		dBc/Hz
Integrated Phase Noise	1 kHz to 10 MHz integration bandwidth		0.29		°rms
Reference Spurs	$f_{PFD}/2$		-110		dBc
	f _{PFD}		-102.0		dBc
	$f_{PFD} \times 2$		-87.2		dBc
	f _{PFD} × 3		-90.4		dBc
	$f_{PFD} \times 4$		-98.4		dBc
PHASE NOISE (FREQUENCY = 2300 MHz, f _{PFD} = 38.4 MHz)	Closed loop operation (see Figure 35 for loop filter design)				
	10 kHz offset		-103.5		dBc/Hz
	100 kHz offset		-102.2		dBc/Hz
	1 MHz offset		-128.4		dBc/H
	10 MHz offset		-149.5		dBc/Hz
Integrated Phase Noise	1 kHz to 10 MHz integration bandwidth		0.295		°rms
Reference Spurs	f _{PFD} /2		-110.7		dBc
Reference Spurs					dBc
	f _{PFD}		-102.3		
	$f_{PFD} \times 2$		-85.5		dBc
	f _{PFD} × 3		-92.4		dBc
	f _{PFD} × 4		-101.1		dBc
PHASE NOISE (FREQUENCY = 2600 MHz, f _{PFD} = 38.4 MHz)	Closed loop operation (see Figure 35 for loop filter design)				
	10 kHz offset		-98.8		dBc/H
	100 kHz offset		-100.2		dBc/H
	1 MHz offset		-129.2		dBc/Hz
	10 MHz offset		-151.0		dBc/Hz
Integrated Phase Noise	1 kHz to 10 MHz integration bandwidth		0.37		°rms
Reference Spurs	f _{PFD} /2		-110.6		dBc
	f _{PFD}		-106.5		dBc
	f _{PFD} × 2		-88.6		dBc
	f _{PFD} × 3		-92.4		dBc
	f _{PFD} × 4		-102.5		dBc
RF OUTPUT HARMONICS	Measured at RFOUT, frequency = 2140 MHz		102.3		abc
III OOTI OTTIAIWIOINICS	Second harmonic		-41		dBc
	Third harmonic				dBc
LO INIDI IT/OLITS: IT			-65		UBC
LO INPUT/OUTPUT	LOP, LON				
Output Frequency Range	Divide by 2 circuit in LO path enabled	2100		2600	MHz
	Divide by 2 circuit in LO path disabled	4200		5200	MHz
LO Output Level at 2140 MHz	$2 \times$ LO or $1 \times$ LO mode, into a 50Ω load, LO buffer enabled		0.1		dBm
LO Input Level	Externally applied 2× LO, PLL disabled		0		dBm
LO Input Impedance	Externally applied 2× LO, PLL disabled		50		Ω

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
BASEBAND INPUTS	IP, IN, QP, QN pins				
I and Q Input DC Bias Level		400	500	600	mV
Bandwidth	$P_{OUT} \approx -7$ dBm, RF flatness of IQ modulator output calibrated out				
	0.5 dB		350		MHz
	3 dB		750		MHz
Differential Input Impedance	Frequency = 1 MHz ²		945		Ω
Differential Input Capacitance	Frequency = 1 MHz ²		1		рF
LOGIC INPUTS	CLK, DATA, LE, ENOP, LOSEL				
Input High Voltage, V _{INH}		1.4		3.3	V
Input Low Voltage, VINL		0		0.7	V
Input Current, I _{INH} /I _{INL}			0.1		μΑ
Input Capacitance, C _{IN}			5		рF
TEMPERATURE SENSOR	VPTAT voltage measured at MUXOUT				
Output Voltage	$T_A = 25$ °C, RL $\geq 10 \text{ k}\Omega$ (LO buffer disabled)		1.624		V
Temperature Coefficient	$T_A = -40$ °C to +85°C, RL ≥10 k Ω		3.65		mV/°0
POWER SUPPLIES	VCC1, VCC2, VCC3, VCC4, VCC5, VCC6, VCC7				
Voltage Range		4.75	5	5.25	٧
Supply Current	Normal Tx mode (PLL and IQMOD enabled, LO buffer disabled)		240		mA
	Tx mode using external LO input (internal VCO/PLL disabled)		134		mA
	Tx mode with LO buffer enabled		290		mA
	Power-down mode		22		μΑ


¹ The figure of merit (FOM) is computed as phase noise (dBc/Hz) – $10log10(f_{PFD})$ – $20log10(f_{LO}/f_{PFD})$. The FOM was measured across the full LO range, with $f_{REF} = 80$ MHz, f_{REF} power = 10 dBm (500 V/ μ s slew rate) with a 40 MHz f_{PFD} . The FOM was computed at 50 kHz offset.

² Refer to Figure 40 for plot of input impedance over frequency.

TIMING CHARACTERISTICS

Table 3.

Parameter	Limit	Unit	Test Conditions/Comments	
t ₁	20	ns min	LE to CLK setup time	
t_2	10	ns min	DATA to CLK setup time	
t ₃	10	ns min	DATA to CLK hold time	
t ₄	25	ns min	CLK high duration	
t ₅	25	ns min	CLK low duration	
t ₆	10	ns min	CLK to LE setup time	
t_7	20	ns min	LE pulse width	



ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage (VCC1 to VCC7)	5.5 V
Digital I/O, CLK, DATA, LE	−0.3 V to +3.6 V
LOP, LON	18 dBm
IP, IN, QP, QN	−0.5 V to +1.5 V
REFIN	-0.3 V to +3.6 V
θ_{JA} (Exposed Paddle Soldered Down) ¹	35°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C

¹ Per JDEC standard JESD 51-2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 10, 17, 22, 27, 29, 34	VCC1, VCC2, VCC3, VCC4, VCC5, VCC6, VCC7	Power Supply Pins. The power supply voltage range is 4.75 V to 5.25 V. Drive all of these pins from the same power supply voltage. Decouple each pin with 100 pF and 0.1 μ F capacitors located close to the pin.
2	DECL1	Decoupling Node for Internal 3.3 V LDO. Decouple this pin with 100 pF and 0.1 μ F capacitors located close to the pin.
3	СР	Charge Pump Output Pin. Connect VTUNE to this pin through the loop filter. If an external VCO is being used, connect the output of the loop filter to the VCO's voltage control pin. The PLL control loop should then be closed by routing the VCO's frequency output back into the ADRF6703 through the LON and LOP pins.
4, 7, 11, 15, 20, 21, 23, 25, 28, 30, 31, 35	GND	Ground. Connect these pins to a low impedance ground plane.
24	NC	Do not connect to this pin.
5	RSET	Charge Pump Current. The nominal charge pump current can be set to 250 μ A, 500 μ A, 750 μ A, or 1000 μ A using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source).
		In this mode, no external RSET is required. If DB18 is set to 1, the four nominal charge pump currents (I _{NOMINAL}) can be externally tweaked according to the following equation:
		$R_{SET} = \left(\frac{217.4 \times I_{CP}}{I_{NOMINAL}}\right) - 37.8\Omega$
		where $I_{\mathbb{C}^p}$ is the base charge pump current in microamps. For further details on the charge pump current, see the Register 4—PLL Charge Pump, PFD, and Reference Path Control section.
6	REFIN	Reference Input. The nominal input level is 1 V p-p. Input range is 12 MHz to 160 MHz. This pin has high input impedance and should be ac-coupled. If REFIN is being driven by laboratory test equipment, the pin should be externally terminated with a 50 Ω resistor (place the ac-coupling capacitor between the pin and the resistor). When driven from an 50 Ω RF signal generator, the recommended input level is 4 dBm.
8	MUXOUT	Multiplexer Output. This output allows a digital lock detect signal, a voltage proportional to absolute temperature (VPTAT), or a buffered, frequency-scaled reference signal to be accessed externally. The output is selected by programming DB21 to DB23 in Register 4.
9	DECL2	Decoupling Node for 2.5 V LDO. Connect 100 pF, 0.1 μ F, and 10 μ F capacitors between this pin and ground.
12	DATA	Serial Data Input. The serial data input is loaded MSB first with the three LSBs being the control bits.

Pin No.	Mnemonic	Description
13	CLK	Serial Clock Input. This serial clock input is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz.
14	LE	Latch Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the six registers, the relevant latch being selected by the first three control bits of the 24-bit word.
16	ENOP	Modulator Output Enable/Disable. See Table 6.
18, 19, 32, 33	QP, QN, IN, IP	Modulator Baseband Inputs. Differential in-phase and quadrature baseband inputs. These inputs should be dc-biased to 0.5 V.
26	RFOUT	RF Output. Single-ended, 50 Ω internally biased RF output. RFOUT must be ac-coupled to its load.
36	LOSEL	LO Select. This digital input pin determines whether the LOP and LON pins operate as inputs or outputs. This pin should not be left floating. LOP and LON become inputs if the LOSEL pin is set low and the LDRV bit of Register 5 is set low. External LO drive must be a $2\times$ LO. In addition to setting LOSEL and LDRV low and providing an external $2\times$ LO, the LXL bit of Register 5 (DB4) must be set to 1 to direct the external LO to the IQ modulator. LON and LOP become outputs when LOSEL is high or if the LDRV bit of Register 5 (DB3) is set to 1. A $1\times$ LO or $2\times$ LO output can be selected by setting the LDIV bit of Register 5 (DB5) to 1 or 0 respectively (see Table 7).
37, 38	LON, LOP	Local Oscillator Input/Output. The internally generated $1 \times LO$ or $2 \times LO$ is available on these pins. When internal LO generation is disabled, an external $1 \times LO$ or $2 \times LO$ can be applied to these pins.
39	VTUNE	VCO Control Voltage Input. This pin is driven by the output of the loop filter. Nominal input voltage range on this pin is 1.3 V to 2.5 V. If the external VCO mode is activated, this pin can be left open.
40	DECL3	Decoupling Node for VCO LDO. Connect a 100 pF capacitor and a 10 μ F capacitor between this pin and ground.
	EP	Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane.

Table 6. Enabling RFOUT

ENOP	Register 5 Bit DB6	RFOUT
X ¹	0	Disabled
0	X ¹	Disabled
1	1	Enabled

 $^{^{1}}$ X = don't care.

Table 7. LO Port Configuration 1, 2

LON/LOP Function	LOSEL	Register 5 Bit DB5(LDIV)	Register 5 Bit DB4(LXL)	Register 5 Bit DB3 (LDRV)
Input (2×LO)	0	Х	1	0
Output (Disabled)	0	Х	0	0
Output (1×LO)	0	0	0	1
Output (1×LO)	1	0	0	0
Output (1×LO)	1	0	0	1
Output (2×LO)	0	1	0	1
Output (2×LO)	1	1	0	0
Output (2×LO)	1	1	0	1

 $^{^{1}}$ X = don't care. 2 LOSEL should not be left floating.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5 \text{ V}$; $T_A = 25^{\circ}\text{C}$; baseband I/Q amplitude = 1 V p-p differential sine waves in quadrature with a 500 mV dc bias; baseband I/Q frequency (f_{BB}) = 1 MHz; $f_{PFD} = 38.4$ MHz; $f_{REF} = 153.6$ MHz at +4 dBm Re:50 Ω (1 V p-p); 130 kHz loop filter, unless otherwise noted.




Figure 4. Single Sideband (SSB) Output Power (P_{OUT}) vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown




Figure 5. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency (f_Lo) and Temperature; Multiple Devices Shown




Figure 6. SSB Output Power, Second- and Third-Order Distortion, Carrier Feedthrough and Sideband Suppression vs. Baseband Differential Input Voltage ($f_{OUT} = 2140 \text{ MHz}$)




Figure 7. Single Sideband (SSB) Output Power (P_{OUT}) vs. LO Frequency (f_{LO}) and Power Supply; Multiple Devices Shown




Figure 8. SSB Output 1dB Compression Point (OP1dB) vs. LO Frequency (f_{LO}) and Power Supply




Figure 9. SSB Output Power, Second- and Third-Order Distortion, Carrier Feedthrough and Sideband Suppression vs. Baseband Differential Input Voltage ($f_{OUT} = 2600 \text{ MHz}$)




Figure 10. Carrier Feedthrough vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown




Figure 11. Sideband Suppression vs. LO Frequency (f_{LO}) and Temperature; Multiple Devices Shown




Figure 12. OIP3 and OIP2 vs. LO Frequency (f_{LO}) and Temperature ($P_{OUT} \approx -2$ dBm per Tone); Multiple Devices Shown




Figure 13. Carrier Feedthrough vs. LO Frequency (f_{LO}) and Temperature After Nulling at 25°C; Multiple Devices Shown




Figure 14. Sideband Suppression vs. LO Frequency (f_{LO}) and Temperature After Nulling at 25°C; Multiple Devices Shown




Figure 15. Second- and Third-Order Distortion vs. LO Frequency (f_{L0}) and Temperature




Figure 16. Phase Noise vs. Offset Frequency and Temperature, $f_{LO} = 2140 \text{ MHz}$




Figure 17. Phase Noise vs. Offset Frequency and Temperature, $f_{LO} = 2300 \, \text{MHz}$




Figure 18. Phase Noise vs. Offset Frequency and Temperature, $f_{LO} = 2600 \, MHz$




Figure 19. Integrated Phase Noise vs. LO Frequency




Figure 20. Phase Noise vs. LO Frequency at 1 kHz, 100 kHz, and 5 MHz Offsets




Figure 21. Phase Noise vs. LO Frequency at 10 kHz and 1 MHz Offsets




Figure 22. PLL Reference Spurs vs. LO Frequency (2× PFD and 4× PFD) at Modulator Output




Figure 23. PLL Reference Spurs vs. LO Frequency (0.5× PFD, 1× PFD, and 3× PFD) at Modulator Output




Figure 24. VTUNE vs. LO Frequency and Temperature




Figure 25. PLL Reference Spurs vs. LO Frequency (2× PFD and 4× PFD) at LO Output




Figure 26. PLL Reference Spurs vs. LO Frequency (0.5× PFD, 2× PFD, and $3\times$ PFD) at LO Output




Figure 27. Open-Loop VCO Phase Noise at 2138.95 MHz, 2306.26 MHz, and 2594.13 MHz




Figure 28. IQ Modulator Noise Floor Cumulative Distributions at 2140 MHz, 2300 MHz, and 2600 MHz




Figure 29. Frequency Deviation from LO Frequency at LO = 2.41 GHz to 2.4 GHz vs. Lock Time




Figure 30. SSB Output Power and LO Feedthrough with RF Output Disabled




Figure 31. VPTAT Voltage vs. Temperature




Figure 32. Input Return Loss of LO Input (LON, LOP Driven Through MABA-007159 1:1 Balun) and Output Return Loss of RFOUT vs. Frequency




Figure 33. Power Supply Current vs. Frequency and Temperature (PLL and IQMOD Enabled, LO Buffer Disabled)




Figure 34. Smith Chart Representation of RF Output

THEORY OF OPERATION

The ADRF6703 integrates a high performance IQ modulator with a state of the art fractional-N PLL. The ADRF6703 also integrates a low noise VCO. The programmable SPI port allows the user to control the fractional-N PLL functions and the modulator optimization functions. This includes the capability to operate with an externally applied LO or VCO.

The quadrature modulator core within the ADRF6703 is a part of the next generation of industry-leading modulators from Analog Devices, Inc. The baseband inputs are converted to currents and then mixed to RF using high performance NPN transistors. The mixer output currents are transformed to a single-ended RF output using an integrated RF transformer balun. The high performance active mixer core, coupled with the low-loss RF transformer balun results in an exceptional OIP3 and OP1dB, with a very low output noise floor for excellent dynamic range. The use of a passive transformer balun rather than an active output stage leads to an improvement in OIP3 with no sacrifice in noise floor. At 2140 MHz the ADRF6703 typically provides an output P1dB of 14.2 dBm, OIP3 of 33.2 dBm, and an output noise floor of -159.6 dBm/Hz. Typical image rejection under these conditions is -52.3 dBc with no additional I and Q gain compensation.

PLL + VCO

The fractional divide function of the PLL allows the frequency multiplication value from REFIN to the LOP/LON outputs to be a fractional value rather than restricted to an integer as in traditional PLLs. In operation, this multiplication value is INT + (FRAC/MOD) where INT is the integer value, FRAC is the fractional value, and MOD is the modulus value, all of which are programmable via the SPI port. In previous fractional-N PLL designs, the fractional multiplication was achieved by periodically changing the fractional value in a deterministic way. The downside of this was often spurious components close to the fundamental signal. In the ADRF6703, a sigma delta modulator is used to distribute the fractional value randomly, thus significantly reducing the spurious content due to the fractional function.

BASIC CONNECTIONS FOR OPERATION

Figure 35 shows the basic connections for operating the ADRF6703 as they are implemented on the device's evaluation board. The seven power supply pins should be individually decoupled using 100 pF and 0.1 μF capacitors located as close as possible to the pins. A single 10 μF capacitor is also recommended. The three internal decoupling nodes (labeled DECL3, DECL2, and DECL1) should be individually decoupled with capacitors as shown in Figure 35.

The four I and Q inputs should be driven with a bias level of 500 mV. These inputs are generally dc-coupled to the outputs of a dual DAC (see the DAC-to-IQ Modulator Interfacing and IQ Filtering sections for more information).

A 1 V p-p (0.353 V rms) differential sine wave on the I and Q inputs results in a single sideband output power of 4.95 dBm (at 2140 MHz) at the RFOUT pin (this pin should be ac-coupled as shown in Figure 35). This corresponds to an IQ modulator voltage gain of 0.95 dB.

The reference frequency for the PLL (typically 1 V p-p between 12 MHz and 160 MHz) should be applied to the REFIN pin, which should be ac-coupled. If the REFIN pin is being driven from a 50 Ω source (for example, a lab signal generator), the pin should be terminated with 50 Ω as shown in Figure 35 (an RF drive level of +4 dBm should be applied). Multiples or fractions of the REFIN signal can be brought back off-chip at the multiplexer output pin (MUXOUT). A lock-detect signal and an analog voltage proportional to the ambient temperature can also be brought out on this pin by setting the appropriate bits on (DB21-DB23) in Register 4 (see the Register Description section).

EXTERNAL LO

The internally generated local oscillator (LO) signal can be brought off-chip as either a $1 \times LO$ or a $2 \times LO$ (via pins LOP and LON) by asserting the LOSEL pin and making the appropriate internal register settings. The LO output must be disabled whenever the RF output of the IQ modulator is disabled.

The LOP and LON pins can also be used to apply an external LO. This can be used to bypass the internal PLL/VCO or if operation using an external VCO is desired. To turn off the PLL Register 6, Bits[20:17] must be zero.




Figure 35. Basic Connections for Operation (Loop Filter Set to 130 kHz)

LOOP FILTER

The loop filter is connected between the CP and VTUNE pins. The return for the loop filter components should be to Pin 40 (DECL3). The loop filter design in Figure 35 results in a 3 dB loop bandwidth of 130 kHz. The ADRF6703 closed loop phase noise was also characterized using a 2.5 kHz loop filter design. The recommended components for both filter designs are shown in Table 8. For assistance in designing loop filters with other characteristics, download the most recent revision of ADIsimPLL™ from www.analog.com/adisimpll. Operation with an external VCO is possible. In this case, the return for the loop filter components is ground (assuming a ground reference on the external VCO tuning input). The output of the loop filter is connected to the external VCO's tuning pin. The output of the VCO is brought back into the device on the LOP and LON pins (using a balun if necessary).

Table 8. Recommended Loop Filter Components

Component	130 kHz Loop Filter	2.5 kHz Loop Filter
C14	22 pF	0.1 μF
R10	3 kΩ	68 Ω
C15	2.7 nF	4.7 μF
R9	10 kΩ	270 Ω
C13	6.8 pF	47 nF
R65	10 kΩ	0 Ω
C40	22 pF	Open
R37	0 Ω	0 Ω
R11	Open	Open
R12	0 Ω	0 Ω

DAC-TO-IQ MODULATOR INTERFACING

The ADRF6703 is designed to interface with minimal components to members of the Analog Devices, Inc., family of TxDACs*. These dual-channel differential current output DACs provide an output current swing from 0 mA to 20 mA. The interface described in this section can be used with any DAC that has a similar output.

An example of an interface using the AD9122 TxDAC is shown in Figure 36. The baseband inputs of the ADRF6703 require a dc bias of 500 mV. The average output current on each of the outputs of the AD9122 is 10 mA. Therefore, a single 50 Ω resistor to ground from each of the DAC outputs results in an average current of 10 mA flowing through each of the resistors, thus producing the desired 500 mV dc bias for the inputs to the ADRF6703.




Figure 36. Interface Between the AD9122 and ADRF6703 with 50Ω Resistors to Ground to Establish the 500 mV DC Bias for the ADRF6703 Baseband Inputs

The AD9122 output currents have a swing that ranges from 0 mA to 20 mA. With the 50 Ω resistors in place, the ac voltage swing going into the ADRF6703 baseband inputs ranges from 0 V to 1 V (with the DAC running at 0 dBFS). So the resulting drive signal from each differential pair is 2 V p-p differential with a 500 mV dc bias.

ADDING A SWING-LIMITING RESISTOR

The voltage swing for a given DAC output current can be reduced by adding a third resistor to the interface. This resistor is placed in the shunt across each differential pair, as shown in Figure 37. It has the effect of reducing the ac swing without changing the dc bias already established by the 50 Ω resistors.




Figure 37. AC Voltage Swing Reduction Through the Introduction of a Shunt Resistor Between the Differential Pair

The value of this ac voltage swing limiting resistor (R_{SL} as shown in Figure 37) is chosen based on the desired ac voltage swing and IQ modulator output power. Figure 38 shows the relationship between the swing-limiting resistor and the peak-to-peak ac swing that it produces when 50 Ω bias-setting resistors are used. A higher value of swing-limiting resistor will increase the output power of the ADRF6703 and signal-to-noise ratio (SNR) at the cost if higher intermodulation distortion. For most applications, the optimum value for this resistor will be between 100 Ω and 300 Ω .

When setting the size of the swing-limiting resistor, the input impedance of the I and Q inputs should be taken into account. The I and Q inputs have a differential input resistance of 920 Ω . As a result, the effective value of the swing-limiting resistance is 920 Ω in parallel with the chosen swing-limiting resistor. For example, if a swing-limiting resistance of 200 Ω is desired (based on Figure 37), the value of R_{SL} should be set such that

$$200~\Omega = (920 \times R_{SL})/(920 + R_{SL})$$

resulting in a value for R_{SL} of 255 Ω .




Figure 38. Relationship Between the AC Swing-Limiting Resistor and the Peak-to-Peak Voltage Swing with 50 Ω Bias-Setting Resistors

IQ FILTERING

An antialiasing filter must be placed between the DAC and modulator to filter out Nyquist images and broadband DAC noise. The interface for setting up the biasing and ac swing discussed in the Adding a Swing-Limiting Resistor section, lends itself well to the introduction of such a filter. The filter can be inserted between the dc bias setting resistors and the ac swing-limiting resistor. Doing so establishes the input and output impedances for the filter.

Unless a swing-limiting resistor of 100 Ω is chosen, the filter must be designed to support different source and load impedances. In addition, the differential input capacitance of the I and Q inputs (1 pF) should be factored into the filter design. Modern filter design tools allow for the simulation and design of filters with differing source and load impedances as well as inclusion of reactive load components.

BASEBAND BANDWIDTH

Figure 39 shows the frequency response of the ADRF6703's baseband inputs. This plot shows 0.5 dB and 3 dB bandwidths of 350 MHz and 750 MHz respectively. Any flatness variations across frequency at the ADRF6703 RF output have been calibrated out of this measurement.




Figure 39. Baseband Bandwidth




Figure 40. Differential Baseband Input R and Input C Equivalents (Shunt R, Shunt C)

DEVICE PROGRAMMING AND REGISTER SEQUENCING

The device is programmed via a 3-pin SPI port. The timing requirements for the SPI port are shown in Table 3 and Figure 2.

Eight programmable registers, each with 24 bits, control the operation of the device. The register functions are listed in Table 9. The eight registers should initially be programmed in reverse order, starting with Register 7 and finishing with Register 0. Once all eight registers have been initially programmed, any of the registers can be updated without any attention to sequencing.

Software is available on the ADRF6703 product page at www.analog.com that allows programming of the evaluation board from a PC running Windows* XP or Windows Vista.

To operate correctly under Windows XP, Version 3.5 of Microsoft .NET must be installed. To run the software on a Windows 7 PC, XP emulation mode must be used (using Virtual PC).

REGISTER SUMMARY

Table 9. Register Functions

Register	Function
Register 0	Integer divide control (for the PLL)
Register 1	Modulus divide control (for the PLL)
Register 2	Fractional divide control (for the PLL)
Register 3	Σ - Δ modulator dither control
Register 4	PLL charge pump, PFD, and reference path control
Register 5	LO path and modulator control
Register 6	VCO control and VCO enable
Register 7	External VCO enable

REGISTER DESCRIPTION

REGISTER 0—INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0)

With Register 0, Bits[2:0] set to 000, the on-chip integer divide control register is programmed as shown in Figure 41.

Divide Mode

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the RF VCO output frequency (f_{VCO}) is calculated by

$$f_{VCO} = 2 \times f_{PFD} \times (INT) \tag{1}$$

where:

 f_{VCO} is the output frequency of the internal VCO. f_{PFD} is the frequency of operation of the phase-frequency detector. *INT* is the integer divide ratio value (21 to 123 in integer mode).

Integer Divide Ratio

The integer divide ratio bits are used to set the integer value in Equation 2. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency. The VCO frequency (f_{VCO}) equation is

$$f_{VCO} = 2 \times f_{PFD} \times (INT + (FRAC/MOD))$$
 (2)

where:

INT is the preset integer divide ratio value (24 to 119 in fractional mode).

MOD is the preset fractional modulus (1 to 2047). *FRAC* is the preset fractional divider ratio value (0 to MOD – 1).

RESERVED										DIVIDE MODE	INTEGER DIVIDE RATIO						CONTROL BITS						
DB23	DB22	DB21	DB20	DB19	DB18	8 DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	0	0	0	0	DM	ID6	ID5	ID4	ID3	ID2	ID1	ID0	C3(0)	C2(0)	C1(0)
						•							V										
	DM DIVIDE MODE																						
											0	FRA	FRACTIONAL (DEFAULT)										
											1	INTEGER											
													_										
								ID6	ID5	ID4	ID3	ID:	2 10)1	ID0	INTEGI	ER DIVI	DE RAT	ПО	4			
											0	0	1	0	1	0		1	21 (INT	EGER	MODE (ONLY)	
											0	0	1	0	1	1	- 1	0	22 (INT	EGER	MODE (ONLY)	
											0	0	1	0	1	1		1	23 (INT	EGER	MODE (ONLY)	
											0	0	1	1	0	0	- 1	0	24				
																	.						
																	.						
											0	1	1	1	0	0	- 1	0	56 (DEI	FAULT)			
																	.						
																	١.						
											1	1	1	0	1	1		1	119				
											1	1	1	1	0	0	- -	0	120 (IN	TEGER	MODE	ONLY)	
											1	1	1	1	0	0	-	1	121 (IN	TEGER	MODE	ONLY)	
											1	1	1	1	0	1	- [-	0	122 (IN	TEGER	MODE	ONLY)	
											1	1	1	1	0	1	-	1	123 (IN	TEGER	MODE	ONLY)	

Figure 41. Register 0—Integer Divide Control Register Map

70-014

REGISTER 1—MODULUS DIVIDE CONTROL (DEFAULT: 0x003001)

With Register 1, Bits[2:0] set to 001, the on-chip modulus divide control register is programmed as shown in Figure 42.

Modulus Value

The modulus value is the preset fractional modulus ranging from 1 to 2047.

REGISTER 2—FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802)


With Register 2, Bits[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in Figure 43.

Fractional Value

The FRAC value is the preset fractional modulus ranging from 0 to <MDR.

RESERVED							MODULUS VALUE										co	CONTROL BITS					
D	B22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9 [B8 D	B7 D	B6 DI	35 DE	34 DB3	DB2	DB1	DB0	
	0	0	0	0	0	0	0	0	0	MD10	MD9	MD8	MD7	ND6 N	ID5 M	D4 M	D3 M	D2 ME	1 MD0	C3(0)	C2(0)	C1(1)	
											•					•							
										▼													
									MD10	MD9	MD9 MD8 MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0				MD0	MODU	MODULUS VALUE						
									0	0	0	0	0	0	0	0	0	0	1	1			
									0	0	0	0	0	0	0	0	0	1	0	2			
									1	1	0	0	0	0	0	0	0	0	0	1536 (DEFAULT)		.T)	
									1	1	1	1	1	1	1	1	1	1	1	2047			

Figure 42. Register 1—Modulus Divide Control Register Map



FRACTIONAL VALUE MUST BE LESS THAN MODULUS.

Figure 43. Register 2—Fractional Divide Control Register Map

REGISTER 3— Σ - Δ MODULATOR DITHER CONTROL (DEFAULT: 0x10000B)

With Register 3, Bits[2:0] set to 011, the on-chip Σ - Δ modulator dither control register is programmed as shown in Figure 44. The recommended and default setting for dither enable is enabled (1).

The default value of the dither magnitude (15) should be set to a recommended value of 1.

The dither restart value can be programmed from 0 to $2^{17} - 1$, though a value of 1 is typically recommended.




Figure 44. Register 3— Σ - Δ Modulator Dither Control Register Map

REGISTER 4—PLL CHARGE PUMP, PFD, AND REFERENCE PATH CONTROL (DEFAULT: 0x0AA7E4)

With Register 4, Bits[2:0] set to 100, the on-chip charge pump, PFD, and reference path control register is programmed as shown in Figure 45.

CP Current

The nominal charge pump current can be set to 250 μ A, 500 μ A, 750 μ A, or 1000 μ A using DB10 and DB11 of Register 4 and by setting DB18 to 0 (CP reference source).

In this mode, no external RSET is required. If DB18 is set to 1, the four nominal charge pump currents (I_{NOMINAL}) can be externally tweaked according to the following equation:

$$R_{SET} = \left(\frac{217.4 \times I_{CP}}{I_{NOMINAL}}\right) - 37.8\,\Omega\tag{3}$$

where I_{CP} is the base charge pump current in microamps.

The PFD phase offset multiplier ($\theta_{PFD,OFS}$), which is set by Bits[16:12] of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to linearize the PFD-to-CP transfer function and can improve

fractional spurs. The magnitude of the phase offset is determined by the following equation:

$$|\Delta\Phi|(\deg) = 22.5 \frac{\theta_{PFD,OFS}}{I_{CP,MIJLT}}$$
 (4)

The default value of the phase offset multiplier ($10 \times 22.5^{\circ}$) should be set to a recommended value of $6 \times 22.5^{\circ}$.

This phase offset can be either positive or negative depending on the value of DB17 in Register 4.

The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by $2\times$, $1\times$, $0.5\times$, or $0.25\times$. This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.

The device also has a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode is to provide a lock-detect output to allow the user to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be passed to the MUXOUT pin as described in Figure 35.