## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 100 MHz to $2400 \mathrm{MHz} / / \mathrm{Q}$ Modulator with Integrated Fractional-N PLL and VCO 

## Data Sheet

## FEATURES

I/Q modulator with integrated fractional-N PLL and VCO
Gain control span: 47 dB in 1 dB steps
Output frequency range: $100 \mathbf{~ M H z}$ to $2400 \mathbf{~ M H z}$
Output 1 dB compression: $\mathbf{8} \mathbf{d B m}$ at LO $=\mathbf{1 8 0 0} \mathbf{~ M H z}$
Output IP3: $\mathbf{2 0 . 5 ~ d B m ~ a t ~ L O ~ = ~} \mathbf{1 8 0 0} \mathbf{~ M H z}$
Noise floor: $\mathbf{- 1 6 1 ~ d B m / H z}$ at LO = $\mathbf{1 8 0 0} \mathbf{~ M H z}$
Baseband modulation bandwidth: 600 MHz ( $\mathbf{3 ~ d B}$ )
Output frequency resolution: 1 Hz
SPI and $I^{2} \mathrm{C}$-compatible serial interfaces
Power supply: $\mathbf{5}$ V/380 mA

## GENERAL DESCRIPTION

The ADRF6755 is a highly integrated quadrature modulator, frequency synthesizer, and programmable attenuator. The device covers an operating frequency range from 100 MHz to 2400 MHz for use in satellite, cellular, and broadband communications.
The ADRF6755 modulator includes a high modulus, fractional-N frequency synthesizer with integrated VCO, providing less than 1 Hz frequency resolution, and a 47 dB digitally controlled output attenuator with 1 dB steps.

Control of all the on-chip registers is through a user-selected SPI interface or $\mathrm{I}^{2} \mathrm{C}$ interface. The device operates from a single power supply ranging from 4.75 V to 5.25 V .


Figure 1.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADRF6755 Evaluation Board


## DOCUMENTATION

## Data Sheet

- ADRF6755:100MHz TO 2400 MHz I Q Modulator With Integrated Fractional-N PLL And VCO


## TOOLS AND SIMULATIONS

- ADIsimPLL ${ }^{\text {TM }}$
- ADIsimRF


## REFERENCE MATERIALS $\square$

## Press

- New Version of Simulation Tool Significantly Eases Development of RF Systems


## Product Selection Guide

- RF Source Booklet


## DESIGN RESOURCES

- ADRF6755 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADRF6755 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features ........................................................................................ 1
General Description ..................................................................... 1
Revision History .......................................................................... 2
Specifications................................................................................ 3
Timing Characteristics ............................................................ 8
Absolute Maximum Ratings....................................................... 10
ESD Caution............................................................................ 10
Pin Configuration and Function Descriptions.......................... 11
Typical Performance Characteristics ......................................... 13
Theory of Operation .................................................................. 21
Overview................................................................................. 21
PLL Synthesizer and VCO...................................................... 21
Quadrature Modulator .......................................................... 24
Attenuator............................................................................... 25
Voltage Regulator ................................................................... 25
I²C Interface ........................................................................... 25

## REVISION HISTORY

## 4/13-Rev. A to Rev. B

Changes to Ordering Guide ....................................................... 45
11/12-Rev. 0 to Rev. A
Changes to Figure 1 ...................................................................... 1
Changes to Input Frequency Parameter, Table 1......................... 6
Changes to Bit 7 Description, Table 27 and Bit 6 Description,
Table 27 ....................................................................................... 34
Changed $0 x 00$ to $0 x 60$ in Step 13 .............................................. 35
Updated Outline Dimensions ..................................................... 45
Changes to Ordering Guide ....................................................... 45
7/12—Revision 0: Initial Version
SPI Interface ..... 27
Program Modes ..... 29
Register Map ..... 31
Register Map Summary ..... 31
Register Bit Descriptions ..... 32
Suggested Power-Up Sequence ..... 35
Initial Register Write Sequence ..... 35
Evaluation Board ..... 37
General Description ..... 37
Hardware Description ..... 37
PCB Artwork ..... 41
Bill of Materials. ..... 44
Outline Dimensions ..... 45
Ordering Guide ..... 45

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, operating temperature range $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{I} / \mathrm{Q}$ inputs $=0.9 \mathrm{~V}$ p-p differential sine waves in quadrature on a 500 mV dc bias, REFIN $=80 \mathrm{MHz}, \mathrm{PFD}=40 \mathrm{MHz}$, baseband frequency $=1 \mathrm{MHz}$, LOMON off, loop bandwidth $(\mathrm{LBW})=100 \mathrm{kHz}, \mathrm{I}_{\mathrm{CP}}=5 \mathrm{~mA}$, unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING FREQUENCY RANGE |  | 100 |  | 2400 | MHz |
| RF OUTPUT $=100 \mathrm{MHz}$ <br> Nominal Output Power <br> Gain Flatness <br> Output P1dB <br> Output IP3 <br> Output Return Loss <br> LO Carrier Feedthrough ${ }^{1}$ <br> $2 \times$ LO Carrier Feedthrough <br> Sideband Suppression <br> Noise Floor <br> Baseband Harmonics <br> Synthesizer Spurs <br> Phase Noise <br> Integrated Phase Noise | RFOUT pin <br> $\mathrm{V}_{1 \mathrm{Q}}=0.9 \mathrm{~V}$ p-p differential <br> Any 40 MHz <br> $\mathrm{f} 1_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}$, Pout $=-6 \mathrm{dBm}$ per tone <br> Attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> $\mathrm{I} / \mathrm{Q}$ inputs $=0 \mathrm{~V} p-\mathrm{p}$ differential, attenuator setting $=0 \mathrm{~dB}$ <br> Integer boundary < loop bandwidth <br> $>10 \mathrm{MHz}$ offset from carrier <br> 100 Hz offset <br> 1 kHz offset <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 8 MHz integration bandwidth |  | -0.2 $\pm 2.0$ 9.0 21.0 -12 -55 -80 -70 -153 -60 -85 -90 -106 -116 -127 -131 -146 -152 0.02 |  | $d B m$ $d B$ $d B m$ $d B m$ $d B$ $d B c$ $d B m$ $d B c$ $d B m / H z$ $d B c$ $d B c$ $d B c$ $d B c / H z$ $d B c / H z$ $d B c / H z$ $d B c / H z$ $d B c / H z$ $d B c / H z$ ${ }^{\circ} r m s$ |
| RF OUTPUT $=300 \mathrm{MHz}$ <br> Nominal Output Power <br> Gain Flatness <br> Output P1dB <br> Output IP3 <br> Output Return Loss <br> LO Carrier Feedthrough ${ }^{1}$ <br> $2 \times$ LO Carrier Feedthrough <br> Sideband Suppression <br> Noise Floor <br> Baseband Harmonics <br> Synthesizer Spurs <br> Phase Noise <br> Integrated Phase Noise | RFOUT pin <br> $\mathrm{V}_{\mathrm{IQ}}=0.9 \mathrm{~V}$ p-p differential <br> Any 40 MHz <br> $\mathrm{f}_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}$, Pout $=-6 \mathrm{dBm}$ per tone <br> Attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> $\mathrm{I} / \mathrm{Q}$ inputs $=0 \mathrm{~V} p-\mathrm{p}$ differential, attenuator setting $=0 \mathrm{~dB}$ <br> Integer boundary < loop bandwidth <br> $>10 \mathrm{MHz}$ offset from carrier <br> 100 Hz offset <br> 1 kHz offset <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 8 MHz integration bandwidth |  | 0.2 $\pm 0.5$ 9.3 23.0 -20 -50 -75 -70 -158 -60 -85 -85 -105 -113 -117 -122 -145 -150 0.04 |  | $d B m$ <br> $d B$ <br> $d B m$ <br> $d B m$ <br> $d B$ <br> $d B c$ <br> $d B m$ <br> $d B c$ <br> $d B m / H z$ <br> $d B c$ <br> $d B c$ <br> $d B c$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $r m s$ |

## ADRF6755

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF OUTPUT $=700 \mathrm{MHz}$ <br> Nominal Output Power <br> Gain Flatness <br> Output P1dB <br> Output IP3 <br> Output Return Loss <br> LO Carrier Feedthrough ${ }^{1}$ <br> $2 \times$ LO Carrier Feedthrough <br> Sideband Suppression <br> Noise Floor <br> Baseband Harmonics Synthesizer Spurs <br> Phase Noise <br> Integrated Phase Noise | RFOUT pin <br> $\mathrm{V}_{\mathrm{IQ}}=0.9 \mathrm{~V}$ p-p differential <br> Any 40 MHz <br> $\mathrm{f}_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}$, Pout $=-6 \mathrm{dBm}$ per tone <br> Attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> $\mathrm{I} / \mathrm{Q}$ inputs $=0 \mathrm{~V} p-\mathrm{p}$ differential, attenuator setting $=0 \mathrm{~dB}$ <br> Integer boundary < loop bandwidth <br> $>10 \mathrm{MHz}$ offset from carrier <br> 100 Hz offset <br> 1 kHz offset <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 8 MHz integration bandwidth |  | 0.2 $\pm 0.5$ 9.4 23.0 -16 -48 -70 -70 -158 -60 -60 -85 -97 -106 -112 -115 -139 -154 0.07 |  | $d B m$ <br> $d B$ <br> $d B m$ <br> $d B m$ <br> $d B$ <br> $d B c$ <br> $d B m$ <br> $d B c$ <br> $d B m / H z$ <br> $d B c$ <br> $d B c$ <br> $d B c$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $d B c / H z$ <br> $\circ$ <br> $r m s$ |
| RF OUTPUT $=900 \mathrm{MHz}$ <br> Nominal Output Power <br> Gain Flatness <br> Output P1dB <br> Output IP3 <br> Output Return Loss <br> LO Carrier Feedthrough ${ }^{1}$ $2 \times$ LO Carrier Feedthrough <br> Sideband Suppression <br> Noise Floor <br> Baseband Harmonics Synthesizer Spurs <br> Phase Noise <br> Integrated Phase Noise | RFOUT pin <br> $\mathrm{V}_{1 \mathrm{Q}}=0.9 \mathrm{~V}$ p-p differential <br> Any 40 MHz <br> $\mathrm{f}_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}$, Pout $=-6 \mathrm{dBm}$ per tone <br> Attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> $\mathrm{I} / \mathrm{Q}$ inputs $=0 \mathrm{~V} p-\mathrm{p}$ differential, attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 21 dB , carrier offset $=10 \mathrm{MHz}$ <br> Attenuator setting $=21 \mathrm{~dB}$ to 47 dB , carrier offset $=10 \mathrm{MHz}$ <br> Integer boundary < loop bandwidth <br> $>10 \mathrm{MHz}$ offset from carrier <br> 100 Hz offset <br> 1 kHz offset <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 8 MHz integration bandwidth |  | $\begin{aligned} & 0.0 \\ & \pm 0.5 \\ & 9.2 \\ & 22.8 \\ & -15 \\ & -48 \\ & -68 \\ & -60 \\ & -158.5 \\ & -152 \\ & -171 \\ & -60 \\ & -60 \\ & -80 \\ & -94 \\ & -104 \\ & -109 \\ & -114 \\ & -139 \\ & -154 \\ & 0.11 \end{aligned}$ |  | dBm <br> dB <br> dBm <br> dBm <br> dB <br> dBc <br> dBm <br> dBc <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> dBC <br> dBC <br> dBc <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ |
| RF OUTPUT $=1800 \mathrm{MHz}$ <br> Nominal Output Power <br> Gain Flatness <br> Output P1dB <br> Output IP3 <br> Output Return Loss <br> LO Carrier Feedthrough ${ }^{1}$ <br> $2 \times$ LO Carrier Feedthrough <br> Sideband Suppression | RFOUT pin <br> $\mathrm{V}_{1 \mathrm{Q}}=0.9 \mathrm{~V}$ p-p differential <br> Any 40 MHz <br> $\mathrm{f} 1_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}$, Pout $=-6 \mathrm{dBm}$ per tone <br> Attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB |  | $\begin{aligned} & -0.4 \\ & \pm 0.5 \\ & 8.0 \\ & 20.5 \\ & -13 \\ & -45 \\ & -53 \\ & -45 \end{aligned}$ |  | dBm <br> dB <br> dBm <br> dBm <br> dB <br> dBc <br> dBm <br> dBc |



| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Noise Integrated Phase Noise | 100 Hz offset <br> 1 kHz offset <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 8 MHz integration bandwidth |  | $\begin{aligned} & -88 \\ & -98 \\ & -101 \\ & -108 \\ & -134 \\ & -152 \\ & 0.25 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ |
| RF OUTPUT $=2400 \mathrm{MHz}$ <br> Nominal Output Power <br> Gain Flatness <br> Output P1dB <br> Output IP3 <br> Output Return Loss <br> LO Carrier Feedthrough ${ }^{1}$ $2 \times$ LO Carrier Feedthrough <br> Sideband Suppression <br> Noise Floor <br> Baseband Harmonics <br> Synthesizer Spurs <br> Phase Noise <br> Integrated Phase Noise | RFOUT pin <br> $\mathrm{V}_{\mathrm{IQ}}=0.9 \mathrm{~V}$ p-p differential <br> Any 40 MHz <br> $\mathrm{f} 1_{\mathrm{BB}}=3.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}$, Pout $=-6 \mathrm{dBm}$ per tone <br> Attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> Attenuator setting $=0 \mathrm{~dB}$ to 47 dB <br> $\mathrm{I} / \mathrm{Q}$ inputs $=0 \mathrm{~V} p-\mathrm{p}$ differential, attenuator setting $=0 \mathrm{~dB}$ <br> Attenuator setting $=0 \mathrm{~dB}$ to 21 dB , carrier offset $=10 \mathrm{MHz}$ <br> Attenuator setting $=21 \mathrm{~dB}$ to 47 dB , carrier offset $=10 \mathrm{MHz}$ <br> Integer boundary < loop bandwidth <br> $>10 \mathrm{MHz}$ offset from carrier <br> 100 Hz offset <br> 1 kHz offset <br> 10 kHz offset <br> 100 kHz offset <br> 1 MHz offset <br> 10 MHz offset <br> 1 kHz to 8 MHz integration bandwidth |  | -1.7 $\pm 0.5$ 6.5 18.5 -11 -43 -60 -40 -160.5 -148 -170 -55 -55 -64 -85 -96 -100 -107 -132 -152 0.25 |  | dBm <br> dB <br> dBm <br> dBm <br> dB <br> dBc <br> dBm <br> dBc <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> dBc <br> dBC <br> dBC <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> ${ }^{\circ} \mathrm{rms}$ |
| REFERENCE CHARACTERISTICS Input Frequency <br> Input Sensitivity Input Capacitance Input Current | REFIN pin <br> With reference divide-by-2 enabled With reference divide-by-2 disabled With reference doubler enabled AC-coupled | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 0.4 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 165 \\ & 80 \\ & \text { VREG } \\ & 10 \\ & \pm 100 \\ & \hline \end{aligned}$ | MHz <br> MHz <br> MHz <br> Vp-p <br> pF <br> $\mu \mathrm{A}$ |
| CHARGE PUMP <br> Icp Sink/Source High Value <br> Low Value <br> Absolute Accuracy | Programmable, RSET $=4.7 \mathrm{k} \Omega$ |  | $\begin{aligned} & 5 \\ & 312.5 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \% \end{aligned}$ |
| VCO Gain | Kvco |  | 25 |  | MHz/V |
| SYNTHESIZER <br> Frequency Resolution <br> Frequency Settling Maximum Frequency Step for No Autocalibration Phase Detector Frequency | $\mathrm{LO}=100 \mathrm{MHz} \text { to } 2400 \mathrm{MHz}$ <br> Any step size, maximum frequency error $=100 \mathrm{~Hz}$ Frequency step with no autocalibration routine; Register CR24, Bit $0=1$ | 10 | $0.17$ | $\begin{aligned} & 1 \\ & 100 / 2^{\text {RFDIV }} \\ & 40 \end{aligned}$ | Hz <br> ms <br> kHz <br> MHz |

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Test Conditions/Comments \& Min \& Typ \& Max \& Unit \\
\hline \begin{tabular}{l}
GAIN CONTROL \\
Gain Range \\
Step Size \\
Relative Step Accuracy \\
Absolute Step Accuracy \({ }^{4}\) Output Settling Time
\end{tabular} \& \begin{tabular}{l}
Fixed frequency, adjacent steps, all attenuation steps, \(\mathrm{LO}>300 \mathrm{MHz}^{2}\) \\
Over full frequency range, adjacent steps, all attenuation steps, LO > \(300 \mathrm{MHz}^{3}\) \\
47 dB attenuation step, \(\mathrm{LO}>300 \mathrm{MHz}^{5}\) \\
Any step; output power settled to \(\pm 0.2 \mathrm{~dB}\)
\end{tabular} \& \& \[
\begin{aligned}
\& 47 \\
\& 1 \\
\& \pm 0.3 \\
\& \pm 1.5 \\
\& \\
\& -2.0 \\
\& 15
\end{aligned}
\] \& \& \begin{tabular}{l}
dB \\
dB \\
dB \\
dB \\
dB \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT DISABLE \\
Off Isolation \\
Turn-On Settling Time \\
Turn-Off Settling Time
\end{tabular} \& \begin{tabular}{l}
TXDIS pin \\
RFOUT, attenuator setting \(=0 \mathrm{~dB}\) to 47 dB , TXDIS high LO, attenuator setting \(=0 \mathrm{~dB}\) to 47 dB, TXDIS high \(2 \times\) LO, attenuator setting \(=0 \mathrm{~dB}\) to 47 dB , TXDIS high TXDIS high to low: output power to \(90 \%\) of envelope Frequency settling to 100 Hz TXDIS low to high (to -55 dBm)
\end{tabular} \& \& \[
\begin{aligned}
\& -100 \\
\& -75 \\
\& -50 \\
\& 180 \\
\& 20 \\
\& 350 \\
\& \hline
\end{aligned}
\] \& \& \begin{tabular}{l}
dBm \\
dBm \\
dBm \\
ns \\
\(\mu \mathrm{s}\) \\
ns
\end{tabular} \\
\hline MONITOR OUTPUT Nominal Output Power \& LOMON, \(\overline{\text { LOMON }}\) pins \& \& -24 \& \& dBm \\
\hline BASEBAND INPUTS I and Q Input Bias Level 3 dB Bandwidth \& IBB, \(\overline{\mathrm{IBB}}, \mathrm{QBB}, \overline{\mathrm{QBB}}\) pins \& \& \[
\begin{aligned}
\& 500 \\
\& 600
\end{aligned}
\] \& \& \[
\begin{aligned}
\& \mathrm{mV} \\
\& \mathrm{MHz}
\end{aligned}
\] \\
\hline LOGIC INPUTS Input High Voltage, \(\mathrm{V}_{\mathrm{INH}}\) Input Low Voltage, VINL Input High Voltage, \(\mathrm{V}_{\mathrm{INH}}\) Input Low Voltage, VinL Input Current, \(\mathrm{I}_{\mathrm{NH}} / \mathrm{I}_{\mathrm{NL}}\) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\) \& \begin{tabular}{l}
CS, TXDIS pins \\
CS, TXDIS pins \\
SDI/SDA, CLK/SCL pins \\
SDI/SDA, CLK/SCL pins \\
CS, TXDIS, SDI/SDA, CLK/SCL pins \\
CS, TXDIS, SDI/SDA, CLK/SCL pins
\end{tabular} \& \begin{tabular}{l}
1.4 \\
2.1
\end{tabular} \& \& \[
\begin{aligned}
\& 0.6 \\
\& 1.1 \\
\& \pm 1 \\
\& 10
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{~V} \\
\& \mathrm{~V} \\
\& \mathrm{~V}
\end{aligned}
\]
\[
\mu \mathrm{A}
\]
\[
\mathrm{pF}
\] \\
\hline LOGIC OUTPUTS Output High Voltage, Voн Output Low Voltage, Vol \& SDO, LDET pins; loн \(=500 \mu \mathrm{~A}\) SDO, LDET pins; lol \(=500 \mu \mathrm{~A}\) SDA (SDI/SDA); lol \(=3 \mathrm{~mA}\) \& 2.8 \& \& \[
\begin{aligned}
\& 0.4 \\
\& 0.4
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{~V} \\
\& \mathrm{~V}
\end{aligned}
\] \\
\hline POWER SUPPLIES
Voltage Range
Supply Current
Power-Down Current
Operating Temperatur \& \begin{tabular}{l}
VCC1, VCC2, VCC3, VCC4, VREG1, VREG2, VREG3, VREG4, VREG5, VREG6, and REGOUT pins; \\
REGOUT normally connected to VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 \\
VCC1, VCC2, VCC3, and VCC4 \\
REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 \\
VCC1, VCC2, VCC3, and VCC4 combined; REGOUT connected to VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 \\
CR29[0] \(=0\), power down modulator, \\
CR12[2] = 1, power down PLL, \\
CR28[4] = 1, power down RFDIVIDER, \\
CR27[2] = 0, power down LOMON
\end{tabular} \& 4.75

-40 \& | 5 |
| :--- |
| 3.3 |
| 380 |
| 7 | \& \[

5.25
\]

\[
420

\] \& | V |
| :--- |
| V |
| mA |
| mA | <br>

\hline
\end{tabular}

${ }^{1}$ LO carrier feedthrough is expressed in dBc relative to the RF output power changing as the attenuator is stepped. LO carrier feedthrough is constant as the RF output is altered due to a change in the I/Q input amplitude.
${ }^{2}$ For relative step accuracy at $\mathrm{LO}<300 \mathrm{MHz}$, refer to Figure 37.
${ }^{3}$ For relative step accuracy over frequency range at $\mathrm{LO}<300 \mathrm{MHz}$, refer to Figure 39 .
${ }^{4}$ All other attenuation steps have an absolute error of $< \pm 2.0 \mathrm{~dB}$.
${ }^{5}$ For absolute step accuracy at LO $<300 \mathrm{MHz}$, refer to Figure 40.

## ADRF6755

## TIMING CHARACTERISTICS

## $I^{2}$ C Interface Timing

Table 2.

| Parameter ${ }^{1}$ | Symbol | Limit | Unit |
| :---: | :---: | :---: | :---: |
| SCL Clock Frequency | $\mathrm{f}_{\text {scl }}$ | 400 | kHz max |
| SCL Pulse Width High | $\mathrm{t}_{\text {HIGH }}$ | 600 | ns min |
| SCL Pulse Width Low | tow | 1300 | ns min |
| Start Condition Hold Time | $t_{\text {HD; STA }}$ | 600 | ns min |
| Start Condition Setup Time | tsu;STA | 600 | ns min |
| Data Setup Time | tsu;Dat | 100 | ns min |
| Data Hold Time | $t_{\text {HD; }}$ Dat | 300 | ns min |
| Stop Condition Setup Time | tsu:sto | 600 | $n \mathrm{nmin}$ |
| Data Valid Time | tvo;Dat | 900 | ns max |
| Data Valid Acknowledge Time | tvdiAck | 900 | ns max |
| Bus Free Time | $\mathrm{t}_{\text {BuF }}$ | 1300 | ns min |

[^0]

Figure 2. ${ }^{2}$ C Port Timing Diagram

## ADRF6755

## SPI Interface Timing

Table 3.

| Parameter ${ }^{1}$ | Symbol | Limit | Unit |
| :---: | :---: | :---: | :---: |
| CLK Frequency | fcık | 20 | MHz max |
| CLK Pulse Width High | $\mathrm{t}_{1}$ | 15 | ns min |
| CLK Pulse Width Low | $\mathrm{t}_{2}$ | 15 | ns min |
| Start Condition Hold Time | $\mathrm{t}_{3}$ | 5 | ns min |
| Data Setup Time | $\mathrm{t}_{4}$ | 10 | ns min |
| Data Hold Time | $\mathrm{t}_{5}$ | 5 | ns min |
| Stop Condition Setup Time | $\mathrm{t}_{6}$ | 5 | ns min |
| SDO Access Time | $\mathrm{t}_{7}$ | 15 | ns min |
| CS to SDO High Impedance | $\mathrm{t}_{8}$ | 25 | ns max |

${ }^{1}$ See Figure 3.


Figure 3. SPI Port Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| VCC1, VCC2, VCC3, and VCC4 Supply Voltage | -0.3 V to +6 V |
| VREG1, VREG2, VREG3, VREG4, VREG5, and | -0.3 V to +4 V |
| $\quad$ VREG6 Supply Voltage |  |
| $\mathrm{IBB}, \overline{\mathrm{IBB}}, \mathrm{QBB}$, and $\overline{\mathrm{QBB}}$ | 0 V to 2.5 V |
| Digital I/O | -0.3 V to +4 V |
| Analog I/O (Other Than IBB, $\overline{\mathrm{IBB}}, \mathrm{QBB}$, and | -0.3 V to +4 V |
| $\overline{\mathrm{QBB}})$ |  |
| Maximum Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 11, 55, 56, 41, 42, 1 | VCC1 to VCC4 | Positive Power Supplies for I/Q Modulator. Apply a 5 V power supply to VCC1, which should be decoupled with power supply decoupling capacitors. Connect VCC2, VCC3, and VCC4 to the same 5 V power supply. |
| 12 | REGOUT | 3.3 V Output Supply. Drives VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6. |
| $\begin{aligned} & 13,14,15,16,31 \\ & 36 \end{aligned}$ | VREG1 to VREG6 | Positive Power Supplies for PLL Synthesizer, VCO, and Serial Port. Connect these pins to REGOUT ( 3.3 V ) and decouple them separately. |
| $\begin{aligned} & 6,19,20,21,22,23, \\ & 24,37,39,40,46,47, \\ & 49,50,51,52,53,54 \end{aligned}$ | AGND | Analog Ground. Connect to a low impedance ground plane. |
| 32 | DGND | Digital Ground. Connect to the same low impedance ground plane as the AGND pins. |
| 2,3 | IBB, $\overline{\mathrm{IBB}}$ | Differential In-Phase Baseband Inputs. These high impedance inputs must be dc biased to approximately 500 mV dc and should be driven from a low impedance source. Nominal characterized ac signal swing is 450 mV p-p on each pin. These inputs are not self-biased and must be externally biased. |
| 4,5 | $\overline{\mathrm{QBB}}$, QBB | Differential Quadrature Baseband Inputs. These high impedance inputs must be dc-biased to approximately 500 mV dc and should be driven from a low impedance source. Nominal characterized ac signal swing is 450 mV p-p on each pin. These inputs are not self-biased and must be externally biased. |
| 33, 34, 35 | CCOMP1 to CCOMP3 | Internal Compensation Nodes. These pins must be decoupled to ground with a 100 nF capacitor. |
| 38 | VTUNE | Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP output voltage. |
| 7 | RSET | Charge Pump Current Set. Connecting a resistor between this pin and ground sets the maximum charge pump output current. The relationship between Icp and $\mathrm{R}_{\text {SEt }}$ is as follows: $I_{\text {CPmax }}=\frac{23.5}{R_{\text {SET }}}$ <br> where $R_{\text {SET }}=4.7 \mathrm{k} \Omega$ and $I_{C P \text { max }}=5 \mathrm{~mA}$. |
| 9 | CP | Charge Pump Output. When enabled, this output provides $\pm \mathrm{Icp}$ to the external loop filter, which, in turn, drives the internal VCO. |
| 27 | CS | Chip Select, CMOS Input. When CS is high, the data stored in the shift registers is loaded into one of 31 latches. In $I^{2} C$ mode, when CS is high, the slave address of the device is $0 \times 60$, and, when CS is low, the slave address is $0 \times 40$. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 29 | SDI/SDA | Serial Data Input for SPI Port/Serial Data Input/Output for $I^{2} \mathrm{C}$ Port. In SPI mode, this pin is a high impedance CMOS data input, and data is loaded in an 8 -bit word. In $I^{2} \mathrm{C}$ mode, this pin is a bidirectional port. |
| 30 | CLK/SCL | Serial Clock Input for SPI/I ${ }^{2} \mathrm{C}$ Port. This serial clock is used to clock in the serial data to the registers. This input is a high impedance CMOS input. |
| 28 | SDO | Serial Data Output for SPI Port. Register states can be read back on the SDO data output line. |
| 17 | REFIN | Reference Input. This high impedance CMOS input should be ac-coupled. |
| 18 | $\overline{\text { REFIN }}$ | Reference Input Bar. This pin should be either grounded or ac-coupled to ground. |
| 48 | RFOUT | RF Output. Single-ended, $50 \Omega$, internally biased RF output. This pin must be ac-coupled to the load. |
| 45 | TXDIS | Output Disable. This pin can be used to disable the RF output. Connect to a high logic level to disable the output. Connect to a low logic level for normal operation. |
| 25,26 | $\frac{\text { LOMON }}{\text { LOMON }}$ | Differential Monitor Outputs. These pins provide a replica of the internal local oscillator frequency $(1 \times$ LO) at four different power levels: $-6 \mathrm{dBm},-12 \mathrm{dBm},-18 \mathrm{dBm}$, and -24 dBm , approximately. These open-collector outputs must be terminated with external resistors to REGOUT. These outputs can be disabled through serial port programming and should be tied to REGOUT if not used. |
| 8, 10 | NC | No Connect. Do not connect to these pins. |
| 44 | LDET | Lock Detect. This output pin indicates the state of the PLL: a high level indicates a locked condition, whereas a low level indicates a loss of lock condition. |
| 43 | MUXOUT | Mux Output. This pin is a test output for diagnostic use only. Do not connect to this pin. |
| Exposed Paddle | EP | Exposed Paddle. Connect to ground plane via a low impedance path. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, operating temperature range $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{I} / \mathrm{Q}$ inputs $=0.9 \mathrm{~V}$ p-p differential sine waves in quadrature on a 500 mV dc bias, REFIN $=80 \mathrm{MHz}, \mathrm{PFD}=40 \mathrm{MHz}$, baseband frequency $=1 \mathrm{MHz}$, LOMON is off, loop bandwidth $($ LBW $)=100 \mathrm{kHz}, \mathrm{I}_{\mathrm{CP}}=5 \mathrm{~mA}$, unless otherwise noted. A nominal condition is defined as $25^{\circ} \mathrm{C}, 5.00 \mathrm{~V}$, and an LO frequency of 1800 MHz . A worst-case condition is defined as having the worst-case temperature, supply voltage, and LO frequency.


Figure 5. Output Power vs. LO Frequency, Supply, and Temperature


Figure 6. Output Power Distribution at Nominal and Worst-Case Conditions


Figure 7. Sideband Suppression vs. LO Frequency, Supply, and Temperature


Figure 8. Sideband Suppression Distribution at Nominal and Worst-Case Conditions


Figure 9. LO Carrier Feedthrough vs. LO Frequency, Attenuation, Supply, and Temperature


Figure 10. LO Carrier Feedthrough Distribution at Nominal and Worst-Case Conditions and Attenuation Setting


Figure 11. $2 \times$ LO Carrier Feedthrough vs. LO Frequency, Attenuation, Supply, and Temperature


Figure 12. Output P1dB Compression Point at Worst-Case LO Frequency vs. Supply and Temperature


Figure 13. Output P1dB Compression Point vs. LO Frequency at Nominal Conditions


Figure 14. Output P1dB Compression Point Distribution at Nominal and Worst-Case Conditions


Figure 15. Output IP3 vs. LO Frequency at Nominal Conditions


Figure 16. Output IP3 Distribution at Nominal and Worst-Case Conditions


Figure 17. LO Off Isolation vs. LO Frequency, Attenuation, Supply, and Temperature


Figure $18.2 \times$ LO Off Isolation vs. LO Frequency, Attenuation, Supply, and Temperature


Figure 19. Second-Order and Third-Order Harmonic Distortion vs.
LO Frequency, Supply, and Temperature


Figure 20. Noise Floor at 0 dB Attenuation vs. Output Power at Nominal Conditions


Figure 21. Noise Floor at 10 MHz Offset Frequency Distribution at Worst-Case Conditions and Different Attenuation Settings


Figure 22. Normalized I and Q Input Bandwidth


Figure 23. Output Return Loss at Different Attenuation Settings vs. Output Frequency, Supply, and Temperature


Figure 24. RF Output Spectral Plot over a 10 MHz Span


Figure 25. RF Output Spectral Plot over a 100 MHz Span


Figure 26. RF Output Spectral Plot over a Wide Span


Figure 27. Phase Noise Performance vs. LO Frequency, Nominal Conditions


Figure 28. Phase Noise Performance vs. LO Frequency, Supply, and Temperature


Figure 29. Phase Noise Performance Distribution at Worst-Case Conditions


Figure 30. Integrated Phase Noise over an Integration Bandwidth of 1 kHz to 8 MHz vs. LO Frequency at Nominal Conditions


Figure 31. Integrated Phase Noise Distribution over an Integration Bandwidth of 1 kHz to 8 MHz at 1875 MHz and 2310 MHz


Figure 32. Phase Noise Performance vs. LO Frequency, Nominal Conditions with Narrow Loop Bandwidth


Figure 33. Integer Boundary Spur Performance vs. LO Frequency, Supply, and Temperature


Figure 34. Spurs > 10 MHz from Carrier vs. LO Frequency, Supply, and Temperature


Figure 35. PLL Frequency Settling Time at Worst-Case LO Frequency with Lock Detect Shown


Figure 36. Attenuator Gain vs. LO Frequency by Gain Code, All Attenuator Code Steps


Figure 37. Attenuator Relative Step Accuracy over all Attenuation Steps vs. LO Frequency, Nominal Conditions


Figure 38. Attenuator Relative Step Accuracy Distribution at Nominal and Worst-Case Conditions, LO > 300 MHz , All Attenuation Steps


Figure 39. Attenuator Relative Step Accuracy Across Full Output Frequency Range Distribution at Nominal and Worst-Case Conditions, LO > 300 MHz, All Attenuation Steps


Figure 40. Attenuator Absolute Step Accuracy over all Attenuation Steps vs. LO Frequency, Nominal Conditions


Figure 41. Attenuator Absolute Step Accuracy Distribution at Nominal and Worst-Case Conditions, LO > 300 MHz , All Attenuation Steps


Figure 42. Gain Flatness in any 40 MHz for all Attenuation Steps vs. LO Frequency at Nominal Conditions


Figure 43. Attenuator Setting Time to $0.2 d B$ for Small Steps ( $1 d B$ to $6 d B$ ) at Nominal Conditions


Figure 44. Attenuator Settling Time to $0.5 d B$ for Small Steps ( 1 dB to 6 dB ) at Nominal Conditions


Figure 45. Attenuator Settling Time to 0.2 dB for Large Steps ( 7 dB to 47 dB ) at Nominal Conditions


Figure 46. Attenuator Settling Time to 0.5 dB for Large Steps (7 dB to 47 dB) at Nominal Conditions


Figure 47. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Typical Small Step


Figure 48. Attenuator Settling Time to $0.2 d B$ and $0.5 d B$ Distribution at Nominal and Worst-Case Conditions for Worst-Case Small Step ( 36 dB to 42 dB)


Figure 50. Attenuator Settling Time to $0.2 d B$ and $0.5 d B$ Distribution at Nominal and Worst-Case Conditions for Worst-Case Large Step ( 47 dB to 0 dB )


Figure 51. TXDIS Settling Time at Worst-Case Supply and Temperature


Figure 49. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Typical Large Step

## THEORY OF OPERATION <br> OVERVIEW

The ADRF6755 device can be divided into the following basic building blocks:

- PLL synthesizer and VCO
- Quadrature modulator
- Attenuator
- Voltage regulator
- $\mathrm{I}^{2} \mathrm{C} /$ SPI interface

Each of these building blocks is described in detail in the sections that follow.

## PLL SYNTHESIZER AND VCO

## Overview

The phase-locked loop (PLL) consists of a fractional-N frequency synthesizer with a 25 -bit fixed modulus, allowing a frequency resolution of less than 1 Hz over the entire frequency range. It also has an integrated voltage-controlled oscillator (VCO) with a fundamental output frequency ranging from 2310 MHz to 4800 MHz . An RF divider, controlled by Register CR28, Bits[2:0], extends the lower limit of the local oscillator (LO) frequency range to 100 MHz . See Table 6 for more details on Register CR28.

## Reference Input Section

The reference input stage is shown Figure 52. SW1 and SW2 are normally closed switches. SW3 is normally open. When powerdown is initiated, SW3 is closed, and SW1 and SW2 are open. This ensures that there is no loading of the REFIN pin at power-down.


Figure 52. Reference Input Stage

## Reference Input Path

The on-chip reference frequency doubler allows the input reference signal to be doubled. This is useful for increasing the PFD comparison frequency. Making the PFD frequency higher improves the noise performance of the system. Doubling the PFD frequency usually improves the in-band phase noise performance by up to $3 \mathrm{dBc} / \mathrm{Hz}$.
The 5-bit R-divider allows the input reference frequency ( $\mathrm{REF}_{\text {II }}$ ) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 32 are allowed.

An additional divide-by-2 $\div 2$ ) function in the reference input path allows for a greater division range.


Figure 53. Reference Input Path
The PFD frequency equation is

$$
\begin{equation*}
f_{\text {PFD }}=f_{\text {REFIN }} \times[(1+D) /(R \times(1+T))] \tag{1}
\end{equation*}
$$

where:
$f_{\text {REFIN }}$ is the reference input frequency.
$D$ is the doubler bit.
$R$ is the programmed divide ratio of the binary 5-bit
programmable reference divider ( 1 to 32 ).
$T$ is the R/2 divider setting bit (CR10[6] $=0$ or 1 ).
If no division is required, it is recommended that the 5 -bit R -divider and the divide-by- 2 be disabled by setting CR5[4] $=0$. If an even numbered division is required, enable the divide-by- 2 by setting CR5[4] $=1$ and CR10[6] $=1$ and implement the remainder of the division in the 5 -bit R -divider. If an odd number division is required, set CR5[4] = 1 and implement all of the division in the 5-bit R-divider.

## RF Fractional-N Divider

The RF fractional-N divider allows a division ratio in the PLL feedback path that can range from 23 to 4095 . The relationship between the fractional- N divider and the LO frequency is described in the INT and FRAC Relationship section.

## INT and FRAC Relationship

The integer (INT) and fractional (FRAC) values make it possible to generate output frequencies that are spaced by fractions of the phase frequency detector (PFD) frequency. See the ExampleChanging the LO Frequency section for more information.
The LO frequency equation is

$$
\begin{equation*}
L O=f_{P F D} \times\left(I N T+\left(F R A C / 2^{25}\right)\right) / 2^{\mathrm{RFDIV}} \tag{2}
\end{equation*}
$$

where:
$L O$ is the local oscillator frequency.
$f_{\text {PFD }}$ is the PFD frequency.
$I N T$ is the integer component of the required division factor and is controlled by the CR6 and CR7 registers.
$F R A C$ is the fractional component of the required division factor and is controlled by the CR0 to CR3 registers. RFDIV is set in Register CR28, Bits[2:0], and controls the setting of the divider at the output of the PLL.


Figure 54. RF Fractional-N Divider

## Phase Frequency Detector (PFD) and Charge Pump

The PFD takes inputs from the R-divider and the N -counter and produces an output proportional to the phase and frequency difference between them (see Figure 55 for a simplified schematic). The PFD includes a fixed delay element that sets the width of the antibacklash pulse, ensuring that there is no dead zone in the PFD transfer function.


Figure 55. PFD Simplified Schematic

## Lock Detect (LDET)

LDET (Pin 44) signals when the PLL has achieved lock to an error frequency of less than 100 Hz . On a write to Register CR0, a new PLL acquisition cycle starts, and the LDET signal goes low. When lock has been achieved, this signal returns high.

## Voltage-Controlled Oscillator (VCO)

The VCO core in the ADRF6755 consists of three separate VCOs, each with 16 overlapping bands. This configuration of 48 bands allows the VCO frequency range to extend from 2310 MHz to 4800 MHz . The three VCOs are divided by a programmable divider, RFDIV, controlled by Register CR28, Bits[2:0]. This divider provides divisions of $1,2,4,8$, and 16 to ensure that the frequency range is extended from $144.375 \mathrm{MHz}(2310 \mathrm{MHz} / 16)$ to $4800 \mathrm{MHz}(4800 \mathrm{MHz} / 1)$. A divide-by-2 quadrature circuit in the path to the modulator then provides the full LO frequency range from 100 MHz to 2400 MHz .
Figure 56 shows a sweep of $\mathrm{V}_{\text {TUNE }}$ vs. LO frequency demonstrating the three VCOs overlapping and the multiple overlapping bands within each VCO at the LO frequency range of 100 MHz to 2400 MHz . Note that Figure 56 includes the RFDIV being incorporated to provide further divisions of the fundamental VCO frequency; thus, each VCO is used on multiple different occasions throughout the full LO frequency range. The choice of three 16-band VCOs and an RFDIV allows the wide frequency range to be covered without large VCO sensitivity ( $\mathrm{K}_{\mathrm{Vco}}$ ) or resultant poor phase noise and spurious performance.


Figure 56. VTUnE vs. LO Frequency
The VCO displays a variation of $\mathrm{K}_{\mathrm{vco}}$ as $\mathrm{V}_{\text {tune }}$ varies within the band and from band to band. Figure 57 shows how $K_{v c o}$ varies across the full frequency range. Figure 57 is useful when calculating the loop filter bandwidth and individual loop filter components using ADISimPLL"w. ADISimPLL is an Analog Devices, Inc., simulator that aids in PLL design, particularly with respect to the loop filter. It reports parameters such as phase noise, integrated phase noise, and acquisition time for a particular set of input conditions. ADISimPLL can be downloaded from www.analog.com/adisimpll.


Figure 57. Kvco vs. LO Frequency

## Autocalibration

The correct VCO and band are chosen automatically by the VCO and band select circuitry when Register CR0 is updated. This is referred to as autocalibration. The autocalibration time is set by Register CR25.

$$
\begin{equation*}
\text { Autocalibration Time }=(B S C D I V \times 28) / P F D \tag{3}
\end{equation*}
$$

where:
BSCDIV = Register CR25, Bits[7:0].
$P F D=P F D$ frequency.
For a PFD frequency of 40 MHz , set BSCDIV $=100$ to set an autocalibration time of $70 \mu \mathrm{~s}$.

Note that BSCDIV must be recalculated if the PFD frequency is changed. The recommended autocalibration setting is $70 \mu \mathrm{~s}$. During this time, the VCO $\mathrm{V}_{\text {TUNE }}$ is disconnected from the output of the loop filter and is connected to an internal reference voltage. A typical frequency acquisition is shown in Figure 58.


Figure 58. PLL Acquisition
After autocalibration, normal PLL action resumes, and the correct frequency is acquired to within a frequency error of 100 Hz in $170 \mu \mathrm{~s}$ typically. For a maximum cumulative step of $100 \mathrm{kHz} / 2^{\text {RFDIV }}$, autocalibration can be turned off by setting Register CR24, Bit $0=1$. This enables cumulative PLL acquisitions of $\leq 100 \mathrm{kHz}$ (for RFDIV $=\div 1,50 \mathrm{kHz}$ for RFDIV $=\div 2$, and so on) to occur without the autocalibration procedure, which improves acquisition times significantly (see Figure 59).


Figure 59. PLL Acquisition Without Autocalibration for a 100 kHz Step

## Programming the Correct LO Frequency

There are two steps to programming the correct LO frequency. The user must calculate the RFDIV value based on the required LO frequency and PFD frequency, and the N -divider ratio that is required in the PLL.

1. Calculate the value of RFDIV, which is used to program Register CR28, Bits[2:0] and CR27, Bit 4 from the following lookup table, Table 6.
Table 6. RFDIV Lookup Table

| LO Frequency (MHz) | RFDIVIDER | CR28[2:0] <br> $=$ RFDIV | CR27[4] |
| :--- | :--- | :--- | :--- |
| $1155<$ LO $<2400$ | Divide-by-1 | 000 | 1 |
| $577.5<$ LO $\leq 1155$ | Divide-by-2 | 001 | 0 |
| $288.75<$ LO $\leq 577.5$ | Divide-by-4 | 010 | 0 |
| $144.375<$ LO $\leq 288.75$ | Divide-by-8 | 011 | 0 |
| $100<$ LO $\leq 144.375$ | Divide-by-16 | 100 | 0 |

2. Using the following equation, calculate the value of the N -divider:

$$
\begin{equation*}
N=\left(2^{R F D V V} \times L O\right) / f_{P F D} \tag{4}
\end{equation*}
$$

where:
$N$ is the N -divider value.
RFDIV is the setting in Register CR28, Bits[2:0].
$L O$ is the local oscillator frequency.
$f_{P F D}$ is the PFD frequency.
This equation is a different representation of Equation 2.

## Example to Program the Correct LO Frequency

Assume that the PFD frequency is 40 MHz and that the required LO frequency is 1875 MHz .
From Table $6,2^{\text {RPDIV }}=1($ RFDIV $=0)$

$$
N=\left(1 \times 1875 \times 10^{6}\right) /\left(40 \times 10^{6}\right)=46.875
$$

The N -divider value is composed of integer (INT) and fractional (FRAC) components according to the following equation:

$$
\begin{equation*}
N=I N T+F R A C / 2^{25} \tag{5}
\end{equation*}
$$

INT $=46$ and FRAC $=29,360,128$
The appropriate registers must then be programmed according to the register map. The order in which the registers are programmed is important. Writing to CR0 initiates a PLL acquisition cycle. If the programmed LO frequency requires a change in the value of CR27[4] (see Table 6), CR27 should be the last register programmed, preceded by CR0. If the programmed LO frequency does not require a change in the value of CR27[4], it is optional to omit the write to CR27 and, in that case, CR0 should be the last register programmed.

## QUADRATURE MODULATOR

## Overview

A basic block diagram of the ADRF6755 quadrature modulator circuit is shown in Figure 60. The VCO/RFDIVIDER generates a signal at the $2 \times$ LO frequency, which is then divided down to give a signal at the LO frequency. This signal is then split into in-phase and quadrature components to provide the LO signals that drive the mixers.


Figure 60. Block Diagram of the Quadrature Modulator
The I and Q baseband input signals are converted to currents by the V-to-I stages, which then drive the two mixers. The outputs of these mixers combine to feed the single-ended output. This single-ended output is then fed to the attenuator and, finally, to the external RFOUT signal pin.

## Baseband Inputs

The baseband inputs, $\mathrm{QBB}, \overline{\mathrm{QBB}}, \mathrm{IBB}$, and $\overline{\mathrm{IBB}}$, must be driven from a differential source. The nominal drive level of 0.9 V p-p differential ( 450 mV p-p on each pin) should be biased to a common-mode level of 500 mV dc .
To set the dc bias level at the baseband inputs, refer to Figure 61. The average output current on each of the AD9779 outputs is 10 mA . A current of 10 mA flowing through each of the $50 \Omega$ resistors to ground produces the desired dc bias of 500 mV at each of the baseband inputs.


Figure 61. Establishing DC Bias Level on Baseband Inputs
The differential baseband inputs ( $\mathrm{QBB}, \overline{\mathrm{QBB}}, \overline{\mathrm{IBB}}$, and IBB) consist of the bases of PNP transistors, which present a high impedance of about $30 \mathrm{k} \Omega$ in parallel with approximately 2 pF of capacitance. The impedance is approximately $30 \mathrm{k} \Omega$ below 1 MHz and starts to roll off at higher frequency. A $100 \Omega$
differential termination is recommended at the baseband inputs, and this dominates the input impedance as seen by the input baseband signal. This ensures that the input impedance, as seen by the input circuit, remains flat across the baseband bandwidth. See Figure 62 for a typical configuration.


Figure 62. Typical Baseband Input Configuration
The swing of the AD9779 output currents ranges from 0 mA to 20 mA . The ac voltage swing is 1 V p-p single-ended or 2 V p-p differential with the $50 \Omega$ resistors in place. The $100 \Omega$ differential termination resistors at the baseband inputs have the effect of limiting this swing without changing the dc bias condition of 500 mV . The low-pass filter is used to filter the DAC outputs and remove images when driving a modulator.
Another consideration is that the baseband inputs actually source a current of $240 \mu \mathrm{~A}$ out of each of the four inputs. This current must be taken into account when setting up the dc bias of 500 mV . In the initial example based on Figure 61, an error of 12 mV occurs due to the $240 \mu \mathrm{~A}$ current flowing through the $50 \Omega$ resistor. Analog Devices recommends that the accuracy of the dc bias should be $500 \mathrm{mV} \pm 25 \mathrm{mV}$. It is also important that this $240 \mu \mathrm{~A}$ current have a dc path to ground.

## Optimization

The carrier feedthrough and the sideband suppression performance of the ADRF6755 can be improved over the specifications in Table 1 by using the following optimization techniques.

## Carrier Feedthrough Nulling

Carrier feedthrough results from dc offsets that occur between the P and N inputs of each of the differential baseband inputs. Normally these inputs are set to a dc bias of approximately 500 mV .
However, if a dc offset is introduced between the P and N inputs of either or both I and Q inputs, the carrier feedthrough is affected in either a positive or a negative fashion. Note that the dc bias level remains at 500 mV (average P and N level). The I channel offset is often held constant while the Q channel offset is varied until a minimum carrier feedthrough level is obtained. Then, while retaining the new $Q$ channel offset, the I channel offset is adjusted until a new minimum is reached. This is usually performed at a single frequency and, thus, is not optimized over the complete frequency range. Multiple optimizations at different


[^0]:    ${ }^{1}$ See Figure 2.

