## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

IQ demodulator with integrated fractional-N PLL
LO frequency range: $\mathbf{7 5 0} \mathbf{~ M H z}$ to $1150 \mathbf{M H z}$
Input P1dB: 12.5 dBm
Input IP3: $\mathbf{2 5 d B m}$
Noise figure (DSB): 14.3 dB
Voltage conversion gain: 5.1 dB
Quadrature demodulation accuracy
Phase accuracy: $0.3^{\circ}$
Amplitude accuracy: 0.05 dB
Baseband demodulation: $\mathbf{2 7 5 \text { MHz, }} \mathbf{3}$ dB bandwidth
SPI serial interface for PLL programming
40 -lead, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP

## APPLICATIONS

## QAM/QPSK RF/IF demodulators

Cellular W-CDMA/CDMA/CDMA2000
Microwave point-to-(multi)point radios
Broadband wireless and WiMAX

## GENERAL DESCRIPTION

The ADRF6801 is a high dynamic range IQ demodulator with integrated PLL and VCO. The fractional-N PLL/synthesizer generates a frequency in the range of 3.0 GHz to 4.6 GHz . A divide-by-4 quadrature divider divides the output frequency of the VCO down to the required local oscillator (LO) frequency to drive the mixers in quadrature. Additionally, an output buffer can be enabled that generates an $\mathrm{f}_{\mathrm{vco}} / 2$ signal for external use.
The PLL reference input is supported from 10 MHz to 160 MHz . The phase detector output controls a charge pump whose output is integrated in an off-chip loop filter. The loop filter output is then applied to an integrated VCO.
The IQ demodulator mixes the differential RF input with the complex LO derived from the quadrature divider. The differential I and Q output paths have excellent quadrature accuracy and can handle baseband signaling or complex IF up to 120 MHz .
The ADRF6801 is fabricated using an advanced silicon-germanium BiCMOS process. It is available in a 40 -lead, exposed-paddle, RoHS-compliant, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ LFCSP package. Performance is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

FUNCTIONAL BLOCK DIAGRAM


Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- ADRF6801 Evaluation Board


## DOCUMENTATION

Data Sheet

- ADRF6801: 750 MHz to 1150 MHz Quadrature

Demodulator with Fractional-N PLL and VCO

## SOFTWARE AND SYSTEMS REQUIREMENTS

- Windows 7 Drivers for the SPI Software


## TOOLS AND SIMULATIONS

- ADIsimPLLTM
- ADIsimRF


## REFERENCE DESIGNS $\square$

- CN0320


## REFERENCE MATERIALS

Product Selection Guide

- RF Source Booklet

DESIGN RESOURCES

- ADRF6801 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADRF6801 EngineerZone Discussions.

## SAMPLE AND BUY $\square$

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## ADRF6801

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description .....  1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
Timing Characteristics ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 9
Synthesizer/PLL ..... 12
Complementary Cumulative Distribution Functions (CCDF)13
Circuit Description ..... 14
LO Quadrature Drive ..... 14
V-to-I Converter ..... 14
Mixers ..... 14
Emitter Follower Buffers ..... 14
Bias Circuitry ..... 14
Register Structure ..... 14
Applications Information ..... 21
Basic Connections ..... 21
Supply Connections ..... 21
Synthesizer Connections ..... 21
I/Q Output Connections ..... 22
RF Input Connections ..... 22
Charge Pump/VTUNE Connections ..... 22
LO Select Interface ..... 22
External LO Interface ..... 22
Setting the Frequency of the PLL ..... 22
Register Programming ..... 22
EVM Measurements ..... 23
Evaluation Board Layout and Thermal Grounding ..... 24
ADRF6801 Software ..... 28
Characterization Setups ..... 30
Outline Dimensions ..... 34
Ordering Guide ..... 34

## REVISION HISTORY

1/11—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=25^{\circ} \mathrm{C}$; $\mathrm{f}_{\mathrm{REF}}=26 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}, \mathrm{R}_{\mathrm{LOAD}}=450 \Omega$ differential, all register and PLL settings use the recommended values shown in the Register Structure section, unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF INPUT AT 900 MHz <br> Internal LO Frequency Range <br> Input Return Loss <br> Input P1dB <br> Second-Order Input Intercept (IIP2) <br> Third-Order Input Intercept (IIP3) <br> Noise Figure <br> LO-to-RF Leakage | RFIN pins <br> With VCO amplitude $=63$ (R6 [DB15 to DB10]) <br> With VCO amplitude $=24$ (R6 [DB15 to DB10]) <br> Measured at 900 MHz <br> -5 dBm each tone <br> -5 dBm each tone <br> Double sideband from RF to either I or Q output <br> With a -10 dBm interferer 5 MHz away <br> At $1 \times$ LO frequency, $50 \Omega$ termination at the RF port | $\begin{aligned} & 750 \\ & 750 \end{aligned}$ | $\begin{aligned} & <-20 \\ & 12.5 \\ & >65 \\ & 25 \\ & 14.3 \\ & 18.9 \\ & -75 \end{aligned}$ | $\begin{aligned} & 1125 \\ & 1150 \end{aligned}$ | MHz <br> MHz <br> dB <br> dBm <br> dBm <br> dBm <br> dB <br> dB <br> dBm |
| I/Q BASEBAND OUTPUTS <br> Voltage Conversion Gain Demodulation Bandwidth Quadrature Phase Error I/Q Amplitude Imbalance Output DC Offset (Differential) Output Common-Mode Voltage Gain Flatness Maximum Output Swing Maximum Output Current | IBBP, IBBN, QBBP, QBBN pins <br> $450 \Omega$ differential load across IBBP, IBBN (or QBBP, QBBN) <br> 1 V p-p signal 3 dB bandwidth <br> Any 5 MHz (<100 MHz) <br> Differential $450 \Omega$ load <br> Differential $200 \Omega$ load <br> Each pin |  | $\begin{aligned} & 5.1 \\ & 275 \\ & 0.3 \\ & 0.05 \\ & \pm 5 \\ & V_{\text {pos }}-2.4 \\ & 0.2 \\ & 4 \\ & 2.4 \\ & 12 \\ & \hline \end{aligned}$ |  | dB <br> MHz <br> Degrees <br> dB <br> mV <br> V <br> dB p-p <br> $\vee p-p$ <br> $\vee p-p$ <br> mA p-p |
| LO INPUT/OUTPUT <br> Output Level <br> Input Level Input Impedance VCO Operating Frequency | LOP, LON <br> Into a differential $50 \Omega$ load, LO buffer enabled (LO frequency $=900 \mathrm{MHz}$, output frequency $=1800 \mathrm{MHz}$ ) <br> Externally applied $2 \times$ LO, PLL disabled <br> Externally applied $2 \times$ LO, PLL disabled <br> With VCO amplitude $=63$ (R6 [DB15 to DB10]) <br> With VCO amplitude $=24$ (R6 [DB15 to DB10]) | $\begin{aligned} & 3000 \\ & 3000 \end{aligned}$ | $\begin{aligned} & -2.5 \\ & 0 \\ & 50 \end{aligned}$ | $\begin{aligned} & 4500 \\ & 4600 \end{aligned}$ | dBm <br> dBm <br> $\Omega$ <br> MHz <br> MHz |
| SYNTHESIZER SPECIFICATIONS <br> Channel Spacing <br> PLL Bandwidth | All synthesizer specifications measured with recommended settings provided in Figure 33 through Figure 39 $f_{\text {PFD }}=26 \mathrm{MHz} ; \text { modulus }=2047$ <br> Can be adjusted with off-chip loop filter component values and $\mathrm{R}_{\text {set }}$ |  | $\begin{aligned} & 25 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| SPURS Reference Spurs | $\begin{aligned} & \hline f_{\text {LO }}=900 \mathrm{MHz}, f_{\text {REF }}=26 \mathrm{MHz}, f_{\text {PFD }}=26 \mathrm{MHz} \text {, measured } \\ & \text { at } B B \text { outputs with } f_{B B}=50 \mathrm{MHz} \\ & f_{\text {REF }}=26 \mathrm{MHz}, f_{\text {PFD }}=26 \mathrm{MHz} \\ & f_{\text {PFD }} / 2 \\ & f_{\text {PFD }} \times 2 \\ & f_{\text {PFD }} \times 3 \end{aligned}$ |  | $\begin{aligned} & -91.6 \\ & -107.8 \\ & -89.1 \\ & -94.2 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc |

## ADRF6801

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Test Conditions/Comments \& Min \& Typ \& Max \& Unit <br>
\hline PHASE NOISE (USING 130 kHz LOOP FILTER)

Integrated Phase Noise \& | $\mathrm{f}_{\mathrm{LO}}=900 \mathrm{MHz}, \mathrm{f}_{\text {feF }}=26 \mathrm{MHz}, \mathrm{f}_{\text {PFD }}=26 \mathrm{MHz}$, measured at BB outputs with $\mathrm{f}_{\mathrm{BB}}=50 \mathrm{MHz}$ |
| :--- |
| 1 kHz offset |
| 10 kHz offset |
| 100 kHz offset |
| 500 kHz offset |
| 1 MHz offset |
| 5 MHz offset |
| 10 MHz offset |
| 1 kHz to 10 MHz integration bandwidth | \& \& \[

$$
\begin{aligned}
& -99.5 \\
& -107.8 \\
& -106.6 \\
& -126.7 \\
& -131.7 \\
& -143.5 \\
& -150.5 \\
& 0.16
\end{aligned}
$$

\] \& \& | $\mathrm{dBc} / \mathrm{Hz}$ |
| :--- |
| dBc/Hz |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{dBc} / \mathrm{Hz}$ |
| ${ }^{\circ} \mathrm{rms}$ | <br>

\hline PHASE NOISE (USING 2.5 kHz LOOP FILTER) \& ```
$f_{L O}=900 \mathrm{MHz}, f_{\text {REF }}=26 \mathrm{MHz}, f_{\text {PFD }}=26 \mathrm{MHz}$, measured
at BB outputs with $\mathrm{f}_{\mathrm{BB}}=50 \mathrm{MHz}$
1 kHz offset
10 kHz offset
100 kHz offset
500 kHz offset
1 MHz offset
5 MHz offset
10 MHz offset

``` & & \[
\begin{aligned}
& -71.3 \\
& -88.3 \\
& -114.1 \\
& -129.5 \\
& -138.6 \\
& -150.2 \\
& -150.3
\end{aligned}
\] & & \begin{tabular}{l}
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\) \\
\(\mathrm{dBc} / \mathrm{Hz}\)
\end{tabular} \\
\hline \begin{tabular}{l}
PLL FIGURE OF MERIT (FOM) \\
Phase Detector Frequency
\end{tabular} & \[
\begin{aligned}
& \text { Measured with } f_{\text {REF }}=26 \mathrm{MHz}, f_{\text {PFD }}=26 \mathrm{MHz} \\
& \text { Measured with } f_{\text {REF }}=104 \mathrm{MHz}, f_{\text {PFD }}=26 \mathrm{MHz}
\end{aligned}
\] & 20 & \[
\begin{aligned}
& -215.4 \\
& -220.9 \\
& 26 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dBc} / \mathrm{Hz} / \mathrm{Hz} \\
& \mathrm{dBc} / \mathrm{Hz} / \mathrm{Hz} \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
REFERENCE CHARACTERISTICS \\
REFIN Input Frequency REFIN Input Capacitance MUXOUT Output Level REFOUT Duty Cycle
\end{tabular} & \begin{tabular}{l}
REFIN, MUXOUT pins \\
Usable range \\
Vol (lock detect output selected) \\
\(V_{\text {OH }}\) (lock detect output selected)
\end{tabular} & 10
2.7 & \begin{tabular}{l}
4 \\
50
\end{tabular} & \[
\begin{aligned}
& 160 \\
& 0.25
\end{aligned}
\] & \begin{tabular}{l}
MHz \\
pF \\
V \\
V \\
\%
\end{tabular} \\
\hline \begin{tabular}{l}
CHARGE PUMP \\
Pump Current \\
Output Compliance Range
\end{tabular} & & 1 & \[
500
\] & 2.8 & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline LOGIC INPUTS Input High Voltage, \(\mathrm{V}_{\mathrm{INH}}\) Input Low Voltage, VinL Input Current, \(\mathrm{I}_{\mathrm{NH}} / \mathrm{I}_{\mathrm{INL}}\) Input Capacitance, \(\mathrm{Cl}_{\mathrm{IN}}\) & CLK, DATA, LE pins & & \[
\begin{aligned}
& 0.1 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 3.3 \\
& 0.7
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Voltage Range (5 V) \\
Supply Current (5 V) \\
Supply Current (5 V)
\end{tabular} & \begin{tabular}{l}
VCC1, VCC2, VCCLO, VCCBB, VCCRF pins \\
Normal Rx mode, internal LO \\
Rx mode, internal LO with LO buffer enabled \\
Rx mode, using external LO input (internal VCO, PLL shut down) \\
Power-down mode
\end{tabular} & 4.75 & \[
\begin{aligned}
& 5 \\
& 262 \\
& 288 \\
& 157 \\
& 20
\end{aligned}
\] & 5.25 & \begin{tabular}{l}
V \\
mA \\
mA \\
mA \\
mA
\end{tabular} \\
\hline
\end{tabular}

\section*{ADRF6801}

\section*{TIMING CHARACTERISTICS}
\(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\), unless otherwise noted.
Table 2.
\begin{tabular}{l|l|l|l}
\hline Parameter & Limit at \(\mathbf{T}_{\text {MIN }}\) to T \(_{\text {MAX }}\) (B Version) & Unit & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 20 & ns min & LE setup time \\
\(\mathrm{t}_{2}\) & 10 & ns min & DATA to CLK setup time \\
\(\mathrm{t}_{3}\) & 10 & ns min & DATA to CLK hold time \\
\(\mathrm{t}_{4}\) & 25 & ns min & CLK high duration \\
\(\mathrm{t}_{5}\) & 25 & ns min & CLK low duration \\
\(\mathrm{t}_{6}\) & 10 & ns min & CLK to LE setup time \\
\(\mathrm{t}_{7}\) & 20 & ns min & LE pulse width \\
\hline
\end{tabular}

\section*{Timing Diagram}


Figure 2. Timing Diagram

\section*{ADRF6801}

\section*{ABSOLUTE MAXIMUM RATINGS}

Table 3.
\begin{tabular}{l|l}
\hline Parameter & Rating \\
\hline Supply Voltage, VCC1, VCC2, VCCLO, & -0.5 V to +5.5 V \\
\(\quad\) VCCBB, and VCCRF \((\mathrm{V} 1)\) & \\
Digital I/O, CLK, DATA, and LE & -0.3 V to +3.6 V \\
RFIN & 16 dBm \\
\(\theta_{\mathrm{JA}}\) (Exposed Paddle Soldered Down) & \(30^{\circ} \mathrm{C} / \mathrm{W}\) \\
Maximum Junction Temperature & \(150^{\circ} \mathrm{C}\) \\
Operating Temperature Range & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{ESD CAUTION}
\begin{tabular}{l|l}
\hline & \begin{tabular}{l} 
ESD (electrostatic discharge) sensitive device. \\
Charged devices and circuit boards can discharge \\
without detection. Although this product features \\
patented or proprietary protection circuitry, damage \\
may occur on devices subjected to high energy ESD. \\
Therefore, proper ESD precautions should be taken to \\
avoid performance degradation or loss of functionality.
\end{tabular} \\
\hline
\end{tabular}

\section*{PIN CONFIGURATION AND FUNCTION DESCRIPTIONS}


Figure 3. Pin Configuration

Table 4. Pin Function Descriptions
\begin{tabular}{l|l|l}
\hline Pin No. & Mnemonic & Description \\
\hline 1 & VCC1 & The 5 V Power Supply Pin for VCO and PLL (VCC1). \\
2 & DECL3 & Decoupling Node for the 3.3 V LDO. Connect a \(0.1 \mu\) F capacitor between this pin and ground. \\
3 & CPOUT & Charge Pump Output Pin. Connect this pin to VTUNE through the loop filter. \\
\begin{tabular}{l}
\(4,7,11,15,16,20,21\), \\
\(23,24,28,30,31,35\)
\end{tabular} & GND & Connect these pins to a low impedance ground plane. \\
\hline
\end{tabular}

\section*{ADRF6801}
\begin{tabular}{|c|c|c|}
\hline Pin No. & Mnemonic & Description \\
\hline 5 & RSET & Charge Pump Current. The nominal charge pump current can be set to \(250 \mu \mathrm{~A}, 500 \mu \mathrm{~A}, 750 \mu \mathrm{~A}\), or 1 mA using DB10 and DB11 of Register 4 and by setting DB18 to 0 (internal reference current). In this mode, no external \(R_{\text {SET }}\) is required. If DB18 is set to 1 , the four nominal charge pump currents (Inominal) can be externally tweaked according to the following equation where the resulting value is in units of ohms.
\[
R_{S E T}=\left[\frac{217.4 \times I_{C P}}{I_{\text {NOMINAL }}}\right]-37.8
\] \\
\hline 6 & REFIN & Reference Input. Nominal input level is 1 V p-p. Input range is 10 MHz to 160 MHz . \\
\hline 8 & MUXOUT & Multiplexer Output. This output can be programmed to provide the reference output signal or the lock detect signal. The output is selected by programming the appropriate register. \\
\hline 9 & DECL2 & Decoupling Node for 2.5 V LDO. Connect a \(0.1 \mu \mathrm{~F}\) capacitor between this pin and ground. \\
\hline 10 & VCC2 & The 5 V power supply pin for the 2.5 V LDO. \\
\hline 12 & DATA & Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. \\
\hline 13 & CLK & Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz . \\
\hline 14 & LE & Load Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the six registers, the relevant latch being selected by the first three control bits of the 24 -bit word. \\
\hline 17,34 & VCCLO & The 5 V Power Supply for the LO Path Blocks. \\
\hline 18, 19 & QBBP, QBBN & Demodulator Q-Channel Differential Baseband Outputs; Differential Output Impedance of \(24 \Omega\). \\
\hline 22, 29 & VCCBB & The 5 V Power Supply for the Baseband Output Section of the Demodulator Blocks. \\
\hline 25 & GNDRF & Ground Return for RF Input Balun. \\
\hline 26 & RFIN & Single-Ended, Ground Referenced \(50 \Omega\), RF Input. \\
\hline 27 & VCCRF & The 5 V Power Supply for the RF Input Section of the Demodulator Blocks. \\
\hline 32,33 & IBBN, IBBP & Demodulator I-Channel Differential Baseband Outputs; Differential Output Impedance of \(24 \Omega\). \\
\hline 36 & LOSEL & \begin{tabular}{l}
LO Select. Connect this pin to ground for the simplest operation and to completely control the LO path and input/output direction from the register SPI programming. \\
For additional control without register reprogramming, this input pin can determine whether the LOP and LON pins operate as inputs or outputs. LOP and LON become inputs if the LOSEL pin is set low, the LDRV bit of Register 5 is set low, and the LXL bit of Register 5 is set high. The externally applied LO drive must be at \(2 \times\) LO frequency (and the LDIV bit of Register 5 (DB5) set low). LON and LOP become outputs when LOSEL is high or if the LDRV bit of Register 5 (DB3) is set high and the LXL bit of Register 5 (DB4) is set low. The output frequency is \(2 \times\) LO frequency (and the LDIV bit of Register 5 (DB5) must be set high). This pin should not be left floating.
\end{tabular} \\
\hline 37, 38 & LON, LOP & Local Oscillator Input/Output. When these pins are used as output pins, a differential frequency divided version of the internal VCO is available on these pins. When the internal LO generation is disabled, an external M×LO frequency signal can be applied to these pins (where M corresponds to the LO path divider setting). (Differential Input/Output Impedance of \(50 \Omega\) ) \\
\hline 39 & VTUNE & VCO Control Voltage Input. This pin is driven by the output of the loop filter. The nominal input voltage range on this pin is 1.0 V to 2.8 V . \\
\hline 40 & DECL1 & Connect a \(10 \mu \mathrm{~F}\) capacitor between this pin and ground as close to the device as possible because this pin serves as the VCO supply and loop filter reference. \\
\hline & EP & Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane. \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}
\(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. \(\mathrm{LO}=750 \mathrm{MHz}\) to 1150 MHz .


Figure 4. Conversion Gain and Input P1dB vs. LO Frequency


Figure 5. Input IP3 vs. LO Frequency


Figure 6. IQ Gain Mismatch vs. LO Frequency


Figure 7. Input IP2 vs. LO Frequency


Figure 8. Noise Figure vs. LO Frequency


Figure 9. IQ Quadrature Phase Error vs. LO Frequency

\section*{ADRF6801}


Figure 10. LO-to-RF Feedthrough vs. LO Frequency, LO Output Turned Off


Figure 11. LO-to-BB Feedthrough vs. LO Frequency, LO Output Turned Off


Figure 12. RF-to-BB Feedthrough vs. RF Frequency


Figure 13. Normalized Baseband Frequency Response vs. Baseband Frequency


Figure 14. Input P1dB, Input IP2, and Input IP3 vs. Baseband Frequency


Figure 15. Noise Figure vs. Input Blocker Level, \(f_{\text {LO }}=900 \mathrm{MHz}\) (RF Blocker 5 MHz Offset)


Figure 16. RF Input Return Loss vs. RF Frequency


Figure 17. LO Output Return Loss vs. LO Output Frequency, LO Output Enabled ( 1500 MHz to 2300 MHz ), Measured through TC1-1-13 Balun


Figure 18.5 V Supply Currents vs. LO Frequency, LO Output Enabled


Figure 19. VPTATvs. Temperature


Figure 20. VTUNE vs. LO Frequency

\section*{ADRF6801}

\section*{SYNTHESIZER/PLL}
\(\mathrm{V}_{S}=5 \mathrm{~V}\). See the Register Structure section for recommended settings used. External loop filter bandwidths of \(\sim 130 \mathrm{kHz}\) and 2.5 kHz used (see plots within this section for annotations), \(f_{\text {REF }}=f_{\text {PFD }}=26 \mathrm{MHz}\), measured at BB output, \(\mathrm{f}_{\mathrm{BB}}=50 \mathrm{MHz}\), unless otherwise noted.


Figure 21. Phase Noise vs. Offset Frequency, \(f_{L O}=900 \mathrm{MHz}\), Shown for Loop Filter Bandwidths of 2.5 kHz and 130 kHz


Figure 22. PLL Reference Spurs vs. LO Frequency, Using Loop Filter Bandwidth of 130 kHz


Figure 23. PLL Reference Spurs vs. LO Frequency, Using Loop Filter Bandwidth of 130 kHz


Figure 24. Integrated Phase Noise vs. LO Frequency (Spurs Omitted), Using Loop Filter Bandwidth of 130 kHz


Figure 25. Phase Noise vs. LO Frequency ( \(1 \mathrm{kHz}, 10 \mathrm{kHz}\), and 5 MHz Offsets), Shown for Loop Filter Bandwidths of 2.5 kHz and 130 kHz


Figure 26. Phase Noise vs. LO Frequency ( 100 kHz and 1 MHz Offsets), Shown for Loop Filter Bandwidths of 2.5 kHz and 130 kHz

\section*{COMPLEMENTARY CUMULATIVE DISTRIBUTION FUNCTIONS (CCDF)}
\(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{LO}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{BB}}=4.5 \mathrm{MHz}\).


Figure 27. Gain and Input P1dB


Figure 28. Input IP3


Figure 29. IQ Gain Mismatch


Figure 30. Input IP2


Figure 31. Noise Figure


Figure 32. IQ Quadrature Phase Error

\section*{ADRF6801}

\section*{CIRCUIT DESCRIPTION}

The ADRF6801 integrates a high performance IQ demodulator with a state-of-the-art fractional-N PLL. The PLL also integrates a low noise VCO. The SPI port allows the user to control the fractional-N PLL functions, the demodulator LO divider functions, and optimization functions, as well as allowing for an externally applied LO.
The ADRF6801 uses a high performance mixer core that results in an exceptional input IP3 and input P1dB, with a very low output noise floor for excellent dynamic range.

\section*{LO QUADRATURE DRIVE}

A signal at \(2 \times\) the desired mixer LO frequency is delivered to a divide-by- 2 quadrature phase splitter followed by limiting amplifiers which then drive the I and Q mixers, respectively.

\section*{V-TO-I CONVERTER}

The RF input signal is applied to an on-chip balun which then provides both a ground referenced, \(50 \Omega\) single-ended input impedance and a differential voltage output to a V-to-I converter that converts the differential voltages to differential output currents. These currents are then applied to the emitters of the Gilbert cell mixers.

\section*{MIXERS}

The ADRF6801 has two double-balanced mixers: one for the in-phase channel (I channel) and one for the quadrature channel ( Q channel). These mixers are based on the Gilbert cell design of four cross-connected transistors. The output currents from the two mixers are summed together in the resistive loads that then feed into the subsequent emitter follower buffers.

\section*{EMITTER FOLLOWER BUFFERS}

The output emitter followers drive the differential I and Q signals off chip. The output impedance is set by on-chip \(12 \Omega\) series resistors that yield a \(24 \Omega\) differential output impedance for each baseband port. The fixed output impedance forms a voltage divider with the load impedance that reduces the effective gain. For example, a \(500 \Omega\) differential load has \(\sim 0.5 \mathrm{~dB}\) lower effective gain than with a high ( \(10 \mathrm{k} \Omega\) ) differential load impedance.
The common-mode dc output levels of the emitter followers are set from VCCBB via the voltage drop across the mixer load resistors, the \(\mathrm{V}_{\mathrm{BE}}\) of the output emitter follower, and the voltage drop across the \(12 \Omega\) series resistor.

\section*{BIAS CIRCUITRY}

There are several band gap reference circuits and three low dropout regulators (LDOs) in the ADRF6801 that generate the reference currents and voltages used by different sections. The first of the LDOs is the 2.5 V LDO, which is always active and provides the 2.5 V supply rail used by the internal digital logic blocks. The 2.5 V LDO output is connected to DECL2 (Pin 9) for the user to provide external decoupling.

The second LDO is the VCO LDO, which acts as the positive supply rail for the internal VCO. The VCO LDO output is connected to DECL2 (Pin 40) for the user to provide external decoupling. The VCO LDO can be powered down by setting Register 6, DB18 \(=0\), which allows the user to save power when not using the VCO.
The third LDO is the 3.3 V LDO, which acts as the 3.3 V positive supply rail for the reference input, phase frequency detector, and charge pump circuitry. The 3.3 V LDO output is connected to DECL3 (Pin 2) for the user to provide external decoupling. The 3.3 V LDO can be powered down by setting Register 6, DB19 = 0, which allows the user to save power when not using the VCO. The demodulator also has a bias circuit that supplies bias current for the mixer V-to-I stage, which then sets the bias for the mixer core. The demodulator bias cell can also be shut down by setting Register 5, DB7 \(=0\).

\section*{REGISTER STRUCTURE}

The ADRF6801 provides access to its many programmable features through a 3-wire SPI control interface that is used to program the seven internal registers. The minimum delay and hold times are shown in the timing diagram (see Figure 2). The SPI provides digital control of the internal PLL/VCO as well as several other features related to the demodulator core, on-chip referencing, and available system monitoring functions. The MUXOUT pin provides a convenient, single-pin monitor output signal that can be used to deliver a PLL lock-detect signal or an internal voltage proportional to the local junction temperature.

Note that internal calibration for the PLL must run when the ADRF6801 is initialized at a given frequency. This calibration is run automatically whenever Register 0, Register 1, or Register 2 is programmed. Because the other registers affect PLL performance, Register 0, Register 1, and Register 2 must always be programmed last. For ease of use, starting the initial programming with Register 7 and then programming the registers in descending order, ending with Register 0, is recommended. Once the PLL and other settings are programmed, the user can change the PLL frequency simply by programming Register 0, Register 1, or Register 2 as necessary.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & & & & & & & DIVIDE MODE & \multicolumn{7}{|c|}{INTEGER DIVIDE RATIO} & \multicolumn{3}{|l|}{CONTROL BITS} \\
\hline DB23 & DB22 & DB21 & DB20 & DB19 & DB18 & DB17 & DB16 & DB15 & DB14 & DB13 & DB12 & DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & DM & ID6 & ID5 & ID4 & ID3 & ID2 & ID1 & IDO & C3(0) & C2(0) & C1(0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { DM } \\
& \hline 0 \\
& 1
\end{aligned}
\]} & \multicolumn{4}{|c|}{DIVIDE MODE} & & & \\
\hline & \multicolumn{4}{|r|}{FRACTIONAL (DEFAULT) INTEGER} & & & \\
\hline ID6 & ID5 & 5 ID4 & ID3 & ID2 & ID1 & IDO & DIVIDE RATIO \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & 1 & 21 (INTEGER MODE ONLY) \\
\hline 0 & 0 & 1 & 0 & 1 & 1 & 0 & 22 (INTEGER MODE ONLY) \\
\hline 0 & 0 & 1 & 0 & 1 & 1 & 1 & 23 (INTEGER MODE ONLY) \\
\hline 0 & 0 & 1 & 1 & 0 & 0 & 0 & 24 \\
\hline ... & ... & ... & ... & ... & ... & ... & ... \\
\hline ... & ... & ... & ... & ... & ... & ... & … \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & 0 & 56 (DEFAULT) \\
\hline ... & ... & ... & ... & ... & ... & ... & \(\cdots\) \\
\hline \(\ldots\) & ... & ... & ... & ... & \(\cdots\) & ... & ... \\
\hline 1 & 1 & 1 & 0 & 1 & 1 & 1 & 119 \\
\hline 1 & 1 & 1 & 1 & 0 & 0 & 0 & 120 (INTEGER MODE ONLY) \\
\hline 1 & 1 & 1 & 1 & 0 & 0 & 1 & 121 (INTEGER MODE ONLY) \\
\hline 1 & 1 & 1 & 1 & 0 & 1 & 0 & 122 (INTEGER MODE ONLY) \\
\hline 1 & 1 & 1 & 1 & 0 & 1 & 1 & 123 (INTEGER MODE ONLY) \\
\hline
\end{tabular}

Figure 33. Integer Divide Control Register (RO)

\section*{Register 0—Integer Divide Control}

With \(\mathrm{R} 0[2: 0\) ] set to 000, the on-chip integer divide control register is programmed as shown in Figure 33. The internal VCO frequency ( \(\mathrm{fvco}_{\mathrm{vco}}\) ) equation is
\[
\begin{equation*}
f_{V C O}=f_{P F D} \times(I N T+(F R A C / M O D)) \times 2 \tag{1}
\end{equation*}
\]
where:
\(f_{V C O}\) is the output frequency of the internal VCO.
\(I N T\) is the preset integer divide ratio value ( 21 to 123 for integer mode, 24 to 119 for fractional mode).
\(M O D\) is the preset fractional modulus ( 1 to 2047).
FRAC is the preset fractional divider ratio value ( 0 to MOD - 1 ).

The integer divide ratio sets the INT value in Equation 1. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency.

Note that the demodulator LO frequency is given by \(\mathrm{f}_{\mathrm{LO}}=\mathrm{f}_{\mathrm{VCO}} / 4\).

\section*{Divide Mode}

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the VCO output frequency, \(\mathrm{f}_{\mathrm{vco}}\), is calculated by
\[
\begin{equation*}
f_{V C O}=f_{P F D} \times(I N T) \times 2 \tag{2}
\end{equation*}
\]

\section*{ADRF6801}

\section*{Register 1—Modulus Divide Control}

With R1[2:0] set to 001, the on-chip modulus divide control register is programmed as shown in Figure 34. The MOD value is the preset fractional modulus ranging from 1 to 2047.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & & & & \multicolumn{11}{|c|}{MODULUS DIVIDE RATIO} & \multicolumn{3}{|l|}{CONTROL BITS} \\
\hline DB23 & DB22 & DB21 & DB20 & DB19 & DB18 & DB17 & DB16 & DB15 & DB14 & DB13 & DB12 & DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & MD10 & MD9 & MD8 & MD7 & MD6 & MD5 & MD4 & MD3 & MD2 & MD1 & MD0 & C3(0) & C2(0) & C1(1) \\
\hline & & & & & & & & & & & & & & & & & & & & & & & \\
\hline & & & & & & & & & & MD10 & MD9 & MD8 & MD7 & MD6 & MD5 & MD4 & MD3 & MD2 & MD1 & MD0 & MOD & LUS V & ALUE \\
\hline & & & & & & & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & & \\
\hline & & & & & & & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 2 & & \\
\hline & & & & & & & & & & \(\cdots\) & ... & ... & ... & ... & ... & ... & \(\cdots\) & ... & ... & .. & ... & & \\
\hline & & & & & & & & & & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & & & \\
\hline & & & & & & & & & & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1536 & DEFAU & \\
\hline & & & & & & & & & & \(\cdots\) & ... & ... & ... & ... & ... & ... & \(\cdots\) & ... & ... & ... & ... & & \\
\hline & & & & & & & & & & \(\cdots\) & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & & & \\
\hline & & & & & & & & & & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 2047 & & \\
\hline
\end{tabular}

Figure 34. Modulus Divide Control Register (R1)

\section*{Register 2—Fractional Divide Control}

With R2[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in Figure 35. The FRAC value is the preset fractional modulus ranging from 0 to MOD - 1 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & & & & \multicolumn{11}{|c|}{FRACTIONAL DIVIDE RATIO} & \multicolumn{3}{|r|}{CONTROL BITS} \\
\hline DB23 & DB22 & DB21 & DB20 & DB19 & DB18 & DB17 & DB16 & DB15 & DB14 & DB13 & DB12 & DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & 3 DB2 & DB1 & DB0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & FD10 & FD9 & FD8 & FD7 & FD6 & FD5 & FD4 & FD3 & FD2 & FD1 & FD0 & C3(0) & C2(1) & C1(0) \\
\hline & & & & & & & & & \multicolumn{15}{|c|}{\[
1
\]} \\
\hline & & & & & & & & & FD10 & FD9 & FD8 & FD7 & FD6 & FD5 & FD4 & FD3 & FD2 & FD1 & FD0 & \multicolumn{4}{|r|}{FRACTIONAL VALUE} \\
\hline & & & & & & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multicolumn{4}{|l|}{0} \\
\hline & & & & & & & & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \multicolumn{4}{|l|}{1} \\
\hline & & & & & & & & & \(\ldots\) & ... & \(\cdots\) & ... & \(\cdots\) & ... & ... & ... & \(\cdots\) & \(\cdots\) & \(\cdots\) & \multicolumn{4}{|l|}{...} \\
\hline & & & & & & & & & \(\ldots\) & ... & ... & \(\cdots\) & \(\cdots\) & \(\cdots\) & \(\cdots\) & ... & ... & ... & ... & \multicolumn{4}{|l|}{\(\cdots\)} \\
\hline & & & & & & & & & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \multicolumn{4}{|c|}{768 (DEFAULT)} \\
\hline & & & & & & & & & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & \multicolumn{4}{|l|}{} \\
\hline & & & & & & & & & \(\cdots\) & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & \multicolumn{4}{|l|}{} \\
\hline & & & & & & & & & & \multicolumn{10}{|c|}{FRACTIONAL VALUE MUST BE LESS THAN MODULUS} & \multicolumn{4}{|c|}{<MOD} \\
\hline
\end{tabular}

Figure 35. Fractional Divide Control Register (R2)

\section*{Register 3- \(\mathbf{\Sigma - \Delta}\) Modulator Dither Control}

With R3[2:0] set to 011, the on-chip \(\Sigma\) - \(\Delta\) modulator dither control register is programmed as shown in Figure 36. The dither restart value can be programmed from 0 to 217 to 1 , though a value of 1 is typically recommended.


Figure 36. \(\Sigma-\Delta\) Modulator Dither Control Register (R3)

\section*{ADRF6801}

\section*{Register 4-Charge Pump, PFD, and Reference Path Control}

With R4[2:0] set to 100 , the on-chip charge pump, PFD, and reference path control register is programmed as shown in Figure 37.

The charge pump current is controlled by the base charge pump current ( \(\mathrm{I}_{\mathrm{CP}, \mathrm{BASE}}\) ) and the value of the charge pump current multiplier (Icp, мutт).
The base charge pump current can be set using an internal or external resistor (according to Bit DB18 of Register 4). When using an external resistor, the value of \(\mathrm{I}_{\mathrm{CP} \text { BASE }}\) can be varied according to
\[
R_{\text {SET }}[\Omega]=\left[\frac{217.4 \times I_{C P, B A S E}}{250}\right]-37.8
\]

The actual charge pump current can be programmed to be a multiple ( \(1,2,3\), or 4 ) of the charge pump base current. The multiplying value ( \(\mathrm{I}_{\mathrm{CP}, \text { мULt }}\) ) is equal to 1 plus the value of the DB11 and DB10 bits in Register 4.
The PFD phase offset multiplier ( \(\theta_{\text {PFD, ofs }}\) ), which is set by Bit DB16 to Bit DB12 of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal
and the divided-down VCO signal. This phase offset is used to linearize the PFD-CP transfer function and can improve fractional spurs. The magnitude of the phase offset is determined by
\[
|\Delta \Phi|[\mathrm{deg}]=22.5 \frac{\theta_{\text {PFD }, \text { OFS }}}{I_{C P, M U L T}}
\]

Finally, the phase offset can be either positive or negative depending on the value of the DB17 bit in Register 4.
The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by \(2 \times\), \(1 \times, 0.5 \times\), or \(0.25 \times\). This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.
The ADRF6801 also provides a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode provides a lock-detect output that allows users to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be routed to the MUXOUT pin as described in Figure 37.

\section*{ADRF6801}


Figure 37. Charge Pump, PFD, and Reference Path Control Register (R4)

\section*{ADRF6801}

\section*{Register 5-LO Path and Demodulator Control}

Register 5 controls whether the LOIP and LOIN pins act as an input or output, whether the divider before the polyphase divider is in divide-by-1 or divide-by-2, and whether the demodulator bias circuitry is enabled as detailed in Figure 38.


Figure 38. LO Path and Demodulator Control Register (R5)

\section*{ADRF6801}

\section*{Register 6—VCO Control and Enables}

With R6[2:0] set to 110, the VCO control and enables register is programmed as shown in Figure 39.

VCO band selection is normally selected based on BANDCAL calibration; however, the VCO band can be selected directly using Register 6. The VCO BS SRC determines whether the BANDCAL calibration determines the optimum VCO tuning band or if the external SPI interface is used to select the VCO tuning band based on the value of the VCO band select.

The VCO amplitude can be controlled through Register 6. The VCO amplitude setting can be controlled between 0 and 31 decimal, with a default value of 24 .
The internal VCO can be disabled using Register 6. The internal VCO LDO can be disabled if an external clean 3.0 V supply is available.

The internal charge pump can be disabled through Register 6. Normally, the charge pump is enabled.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & CHARGE PUMP ENABLE & \[
\begin{array}{|c|}
\hline 3.3 \mathrm{~V} \\
\text { LDO } \\
\text { ENABLE }
\end{array}
\] & VCO LDO ENABLE & \[
\begin{gathered}
\text { VCO } \\
\text { ENABLE }
\end{gathered}
\] & VCO & \multicolumn{6}{|c|}{VCO AMPLITUDE} & \[
\begin{aligned}
& \hline \text { VCO } \\
& \text { BS } \\
& \text { CSR }
\end{aligned}
\] & \multicolumn{6}{|c|}{VCO BAND SELECT} & \multicolumn{3}{|l|}{CONTROL BITS} \\
\hline DB23 & DB22 & DB21 & DB20 & DB19 & DB18 & DB17 & DB16 & DB15 & DB14 & DB13 & DB12 & DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 \\
\hline 0 & 0 & 0 & CPEN & L3EN & LVEN & VCO EN & vco SW & VC5 & VC4 & VC3 & VC2 & VC1 & VC0 & VBSRC & VBS5 & VBS4 & VBS3 & VBS2 & VBS1 & VBSO & C3(1) & C2(1) & C1(0) \\
\hline
\end{tabular}


Figure 39. VCO Control and Enables (R6)

\section*{APPLICATIONS INFORMATION basic connections}

The basic circuit connections for a typical ADRF6801 application are shown in Figure 40.

\section*{SUPPLY CONNECTIONS}

The ADRF6801 has several supply connections and on-board regulated reference voltages that should be bypassed to ground using low inductance bypass capacitors located in close proximity to the supply and reference pins of the ADRF6801. Specifically Pin 1, Pin 2, Pin 9, Pin 10, Pin 17, Pin 22, Pin 27, Pin 29, Pin 34, and Pin 40 should be bypassed to ground using individual bypass capacitors. Pin 40 is the decoupling pin for the on-board VCO LDO, and for best phase noise performance, several bypass capacitors ranging from 100 pF to \(10 \mu \mathrm{~F}\) may help to improve phase noise performance. For additional details on bypassing the supply nodes, see the evaluation board schematic in Figure 42.

\section*{SYNTHESIZER CONNECTIONS}

The ADRF6801 includes an on-board VCO and PLL for LO synthesis. An external reference must be applied for the PLL to operate. A 1 V p-p nominal external reference must be applied to Pin 6 through an ac coupling capacitor. The reference is compared to an internally divided version of the VCO output frequency to create a charge pump error current to control and lock the VCO. The charge pump output current is filtered and converted to a control voltage through the external loop filter that is then applied to the VTUNE pin (Pin 39). ADIsimPLL" \({ }^{\text {m" }}\) can be a helpful tool when designing the external charge pump loop filter. The typical Kv of the VCO, the charge pump output current magnitude, and PFD frequency should all be considered when designing the loop filter. The charge pump current magnitude can be set internally or with an external RSET resistor connected to Pin 5 and ground, along with the internal digital settings applied to the PLL (see the Register 4-Charge Pump, PFD, and Reference Path Control section for more details).


\section*{ADRF6801}

\section*{I/Q OUTPUT CONNECTIONS}

The ADRF6801 has I and Q baseband outputs. Each output stage consists of emitter follower output transistors with a low differential impedance of \(24 \Omega\) and can source up to \(12 \mathrm{~mA} \mathrm{p}-\mathrm{p}\) differentially. A Mini-Circuits TCM9-1+ balun is used to transform a single-ended \(50 \Omega\) load impedance into a nominal \(450 \Omega\) differential impedance.

\section*{RF INPUT CONNECTIONS}

The ADRF6801 is to be driven single-ended and can be either dc coupled or ac coupled. There is an on-chip ground referenced balun that converts the applied single-ended signal to a differential signal that is then input to the RF V-to-I converter.

\section*{CHARGE PUMP/VTUNE CONNECTIONS}

The ADRF6801 uses a loop filter to create the VTUNE voltage for the internal VCO. The loop filter in its simplest form is an integrating capacitor. It converts the current mode error signal coming out of the CPOUT pin into a voltage to control the VCO via the VTUNE voltage. The stock filter on the evaluation board has a bandwidth of 130 kHz . The loop filter contains seven components, four capacitors, and three resistors. Changing the values of these components changes the bandwidth of the loop filter. Note that to obtain the approximately 2.5 kHz loop bandwidth, the user can change the values of the following components on the evaluation board to as follows: \(\mathrm{C} 14=0.1 \mu \mathrm{~F}, \mathrm{R} 10=68 \Omega\), \(\mathrm{C} 15=4.7 \mu \mathrm{~F}, \mathrm{R} 9=270 \Omega, \mathrm{C} 13=47 \mathrm{nF}, \mathrm{R} 60=0 \Omega, \mathrm{C} 4=\) open.

\section*{LO SELECT INTERFACE}

The ADRF6801 has the option of either monitoring a scaled version of the internally generated LO (LOSEL pin driven high at 3.3 V ) or providing an external LO source (LOSEL pin driven low to ground, the LDRV bit in Register 5 set low, and the LXL bit in Register 5 set high). See the Pin Configuration and Function Descriptions section for full operation details.

\section*{EXTERNAL LO INTERFACE}

The ADRF6801 provides the option to use an external signal source for the LO into the IQ demodulating mixer core. It is important to note that the applied LO signal is divided down by either 2 or 4 depending on the LO path divider bit, LDIV, in Register 5, prior to the actual IQ demodulating mixer core. The divider is determined by the register settings in the LO path and mixer control register (see the Register 5-LO Path and Demodulator Control section). The LO input pins (Pin 37 and Pin 38) present a broadband differential \(50 \Omega\) input impedance. The LOP and LON input pins must be ac-coupled. This is achieved on the evaluation board via a Mini-Circuits TC1-1-13+ balun with a 1:1 impedance ratio. When not in use, the LOP and LON pins can be left unconnected.

\section*{SETTING THE FREQUENCY OF THE PLL}

The frequency of the VCO/PLL, once locked, is governed by the values programmed into the PLL registers, as follows:
\[
f_{P L L}=f_{P F D} \times 2 \times(I N T+F R A C / M O D)
\]
where:
\(f_{P L L}\) is the frequency at the VCO when the loop is locked. \(f_{P F D}\) is the frequency at the input of the phase frequency detector. \(I N T\) is the integer divide ratio programmed into Register 0. \(M O D\) is the modulus divide ratio programmed into Register 1. \(F R A C\) is the fractional value programmed into Register 2.

The practical lower limit of the reference input frequency is determined by the combination of the desired \(f_{\text {PLL }}\) and the maximum programmable integer divide ratio of 119 and reference input frequency multiplier of 2 . For a maximum \(f_{\text {PLL }}\) of 4600 MHz ,
\[
f_{R E F}>\sim f_{P L L} /(119 \times 2 \times 2) \text {, or } 9.7 \mathrm{MHz} .
\]

A lock detect signal is available as one of the selectable outputs through the MUXOUT pin, with logic high signifying that the loop is locked.
When the internal VCO is used, the actual LO frequency is
\[
f_{L O}=f_{P L L} / 4
\]

\section*{REGISTER PROGRAMMING}

Because Register 6 controls the powering of the VCO and charge pump, it must be programmed once before programming the PLL frequency (Register 0, Register 1, and Register 2).
The registers should be programmed starting with the highest register (Register 7) first and then sequentially down to Register 0 last. When Register 0, Register 1, or Register 2 is programmed, an internal VCO calibration is initiated that must execute when the other registers are set. Therefore, the order must be Register 7, Register 6, Register 5, Register 4, Register 3, Register 2, Register 1, and then Register 0. Whenever Register 0, Register 1, or Register 2 is written to, it initializes the VCO calibration (even if the value in these registers does not change). After the device has been powered up and the registers configured for the desired mode of operation, only Register 0, Register 1, or Register 2 must be programmed to change the LO frequency.
If none of the register values is changing from their defaults, there is no need to program them.

\section*{EVM MEASUREMENTS}

EVM is a measure used to quantify the performance of a digital radio transmitter or receiver. A signal received by a receiver has all constellation points at their ideal locations; however, various imperfections in the implementation (such as magnitude imbalance, noise floor, and phase imbalance) cause the actual constellation points to deviate from their ideal locations.
In general, a demodulator exhibits three distinct EVM limitations vs. received input signal power. As signal power increases, the distortion components increase. At large enough signal levels, where the distortion components due to the harmonic nonlinearities in the device are falling in-band, EVM degrades as signal levels increase. At medium signal levels, where the demodulator behaves in a linear manner and the signal is well above any notable noise contributions, the EVM has a tendency to reach an optimal level determined dominantly by either quadrature accuracy and I/Q gain match of the demodulator or the precision of the test equipment. As signal levels decrease, such that the noise is the major contribution, the EVM performance vs. the signal level exhibits a decibel-for-decibel degradation with decreasing signal level. At lower signal levels, where noise proves to be the dominant limitation, the decibel EVM proves to be directly proportional to the SNR.
The basic test setup to test EVM for the ADRF6801 consisted of an Agilent E4438C, which was used as a signal source. The 900 MHz modulated signal was driven single ended into the RFIN SMA connector of the ADRF6801 evaluation board. The IQ baseband outputs were taken differentially into two AD8130 difference amplifiers to convert the differential signals into singleended signals. A Hewlett Packard 89410A VSA was used to sample and calculate the EVM of the signal. The ADRF6801 IQ baseband output pins were presented with a \(450 \Omega\) differential load impedance.

The ADRF6801 shows excellent EVM performance for 16 QAM. Figure 41 shows the EVM of the ADRF6801 being better than -40 dB over a RF input range of about +35 dB for the 16 QAM modulated signal at a 10 MHz symbol rate. The pulse shaping filter's roll-off (alpha) was set to 0.35 .


Figure 41. EVM vs. Input Power, EVM Measurements at \(f_{R F}=900 \mathrm{MHz}\); \(f_{\text {IF }}=0 \mathrm{MHz}\) (that is, Direct Down Conversion); 16 QAM; Symbol Rate \(=10 \mathrm{MHz}\)

\section*{ADRF6801}

\section*{EVALUATION BOARD LAYOUT AND THERMAL GROUNDING}

An evaluation board is available for testing the ADRF6801. The evaluation board schematic is shown in Figure 42. Table 5 provides
the component values and suggestions for modifying the component values for the various modes of operation.


Figure 42. Evaluation Board Schematic```

