

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 50 MHz to 525 MHz Quadrature Demodulator with Fractional-N PLL and VCO

Data Sheet ADRF6806

#### **FEATURES**

IQ demodulator with integrated fractional-N PLL LO frequency range: 50 MHz to 525 MHz

For the following specifications (LPEN = 0)/(LPEN = 1):

Input P1dB: 12.2 dBm/10.6 dBm
Input IP3: 28.5 dBm/25.2 dBm
Noise figure (DSB): 12.2/11.4
Voltage conversion gain: 1 dB/4.2 dB
Quadrature demodulation accuracy

Phase accuracy: <0.5°
Amplitude accuracy: <0.1 dB

Baseband demodulation: 135 MHz, 3 dB bandwidth

SPI serial interface for PLL programming

40-lead, 6 mm × 6 mm LFCSP

#### **APPLICATIONS**

QAM/QPSK RF/IF demodulators
Cellular W-CDMA/CDMA/CDMA2000
Microwave point-to-(multi)point radios
Broadband wireless and WiMAX

#### **GENERAL DESCRIPTION**

The ADRF6806 is a high dynamic range IQ demodulator with integrated PLL and VCO. The fractional-N PLL/synthesizer generates a frequency in the range of 2.8 GHz to 4.2 GHz. A programmable quadrature divider (divide ratio = 4 to 80) divides the output frequency of the VCO down to the required local oscillator (LO) frequency to drive the mixers in quadrature. Additionally, an output divider (divide ratio = 4 to 8) generates a divided-down VCO signal for external use.


The PLL reference input is supported from 10 MHz to 160 MHz. The phase detector output controls a charge pump whose output is integrated in an off-chip loop filter. The loop filter output is then applied to an integrated VCO.

The IQ demodulator mixes the differential RF input with the complex LO derived from the quadrature divider. The differential I and Q output paths have excellent quadrature accuracy and can handle baseband signaling or complex IF up to 120 MHz.

A reduced power mode of operation is also provided by programming the serial interface registers to reduce current consumption, with slightly degraded input linearity and output current drive.

The ADRF6806 is fabricated using an advanced silicon-germanium BiCMOS process. It is available in a 40-lead, exposed-paddle, RoHS-compliant, 6 mm  $\times$  6 mm LFCSP package. Performance is specified over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.

#### **FUNCTIONAL BLOCK DIAGRAM**



Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

# ADRF6806\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

# COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

### **EVALUATION KITS**

· ADRF6806 Evaluation Board

# **DOCUMENTATION**

#### **Data Sheet**

 ADRF6806: 50 MHz to 525 MHz Quadrature Demodulator with Fractional-N PLL and VCO Data Sheet

# SOFTWARE AND SYSTEMS REQUIREMENTS —

- ADRF6806 Evaluation Board Software (Adapter board with USB controlled Cypress Microcontroller)
- ADRF6806 Evaluation Board Software and Documentation
- · Windows 7 Drivers for the SPI Software

# **TOOLS AND SIMULATIONS**

- ADIsimPLL™
- ADIsimRF

# REFERENCE MATERIALS 🖵

#### **Product Selection Guide**

RF Source Booklet

### DESIGN RESOURCES 🖵

- · ADRF6806 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

### **DISCUSSIONS**

View all ADRF6806 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### **TECHNICAL SUPPORT**

Submit a technical question or find your regional support number.

# DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

# TARIE OF CONTENTS

INDEE OF CONTENTS
Features
Applications
General Description
Functional Block Diagram
Revision History
Specifications
Timing Characteristics
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Synthesizer/PLL1
Complementary Cumulative Distribution Functions (CCDF)
1
Circuit Description1
LO Quadrature Drive1
V-to-I Converter1
Mixers1
Emitter Follower Buffers
Bias Circuitry1
REVISION HISTORY
3/12—Rev. A to Rev. B
Changes to Dham Naise Haine (7 laHa Lang Filton Dansaraton

Register Structure
LO Divider Programming21
Programming Example21
Applications Information
Basic Connections
Supply Connections
Synthesizer Connections
I/Q Output Connections
RF Input Connections
Charge Pump/VTUNE Connections
LO Select Interface
External LO Interface
Setting the Frequency of the PLL
Register Programming
EVM Measurements
Evaluation Board Layout and Thermal Grounding25
ADRF6806 Software
Characterization Setups
Outline Dimensions
Ordering Guide36

Changes to Phase Noise—Using 67 kHz Loop Filter Paramet	ter,
Table 1; Added Phase Noise—Using 2.5 kHz Loop Filter	
Parameter, Table 1; Added PLL Figure of Merit (FOM)	
Parameter, Table 1	4
Changes to Figure 21 and Figure 24 to Figure 26	12
Changes to Figure 34	16
Changes to Figure 37	18
Changes to Figure 38	
Changes to Figure 39	
Changes to EVM Measurements Section and Figure 42,	
Deleted Figure 43; Renumbered Sequentially	24
Changes to Figure 43	25
Added Figure 44	
Changes to Figure 46 and Figure 47	
Changes to Table 7	
Changes to Figure 48	
Changes to Figure 49	
0 0	

# **SPECIFICATIONS**

 $V_{S1}$  ( $V_{VCCBB}$  and  $V_{VCCRF}$ ) = 5 V, and  $V_{S2}$  ( $V_{VCC1}$ ,  $V_{VCC2}$ , and  $V_{VCCLO}$ ) = 3.3 V; ambient temperature ( $T_A$ ) = 25°C;  $f_{REF}$  = 26 MHz,  $f_{LO}$  = 140 MHz,  $f_{BB}$  = 4.5 MHz,  $R_{LOAD}$  = 450  $\Omega$  differential, RF port driven from a 1:2 balun to step up the 50  $\Omega$  source impedance to match the 100  $\Omega$  differential RF input port impedance, all register and PLL settings use the recommended values shown in the Register Structure section, unless otherwise noted.

Table 1.

FREQUENCY RANGERFIP, RFIN pinsInput Return LossRelative to $100 \Omega$ Input P1dBLPEN = 0 (standard power mode)Second-Order Input Intercept (IIP2)LPEN = 1 (low power mode)Third-Order Input Intercept (IIP2)LPEN = 0; -5 dBm each toneThird-Order Input Intercept (IIP3)LPEN = 0; -5 dBm each toneNoise FigureDouble sideband from RF to either I or Q output; LPEN = 0	50	-11.7 12.2 10.6 >65 >60 28.5 25.2 12.2	525	dB dBm dBm dBm dBm dBm
Input Return Loss Input P1dB  LPEN = 0 (standard power mode)  LPEN = 1 (low power mode)  LPEN = 0; -5 dBm each tone  LPEN = 1; -5 dBm each tone		12.2 10.6 >65 >60 28.5 25.2 12.2		dBm dBm dBm dBm dBm
Input P1dB  LPEN = 0 (standard power mode)  LPEN = 1 (low power mode)  LPEN = 0; -5 dBm each tone  LPEN = 1; -5 dBm each tone		12.2 10.6 >65 >60 28.5 25.2 12.2		dBm dBm dBm dBm dBm
LPEN = 1 (low power mode)  LPEN = 0; -5 dBm each tone  LPEN = 1; -5 dBm each tone  LPEN = 0; -5 dBm each tone  LPEN = 0; -5 dBm each tone  LPEN = 1; -5 dBm each tone  LPEN = 1; -5 dBm each tone		10.6 >65 >60 28.5 25.2 12.2		dBm dBm dBm dBm
Second-Order Input Intercept (IIP2) LPEN = 0; $-5$ dBm each tone LPEN = 1; $-5$ dBm each tone LPEN = 0; $-5$ dBm each tone LPEN = 0; $-5$ dBm each tone LPEN = 1; $-5$ dBm each tone		>65 >60 28.5 25.2 12.2		dBm dBm dBm
Third-Order Input Intercept (IIP3)  LPEN = 1; $-5$ dBm each tone  LPEN = 0; $-5$ dBm each tone  LPEN = 1; $-5$ dBm each tone		>60 28.5 25.2 12.2		dBm dBm
Third-Order Input Intercept (IIP3) LPEN = 0; $-5$ dBm each tone LPEN = 1; $-5$ dBm each tone		28.5 25.2 12.2		dBm
LPEN = 1; –5 dBm each tone		25.2 12.2		
		12.2		
Noise Figure Double sideband from RF to either I or O output: LPEN = 0				dBm
				dB
Double sideband from RF to either I or Q output; LPEN = 1		11.4		dB
With a –5 dBm interferer 5 MHz away		14		dB
LO-to-RF Leakage At 1×LO frequency, 100 Ω termination at the RF port		-70		dBm
I/Q BASEBAND OUTPUTS IBBP, IBBN, QBBP, QBBN pins				
Voltage Conversion Gain $450 \Omega$ differential load across IBBP, IBBN (or QBBP, QBBN); LPEN = 0		1		dB
450 $\Omega$ differential load across IBBP, IBBN (or QBBP, QBBN); LPEN = 1		4.2		dB
Demodulation Bandwidth 1 V p-p signal 3 dB bandwidth; LPEN = 0		170		MHz
1 V p-p signal 3 dB bandwidth; LPEN = 1		135		MHz
Quadrature Phase Error		0.3		Degrees
I/Q Amplitude Imbalance		0.05		dB
Output DC Offset (Differential)		±8		mV
Output Common-Mode Reference VOCM applied input voltage	1.55	1.65	1.75	V
Common-Mode Offset $ (V_{IBBP} + V_{IBBN})/2 - V_{VOCM} ,  (V_{QBBP} + V_{QBBN})/2 - V_{VOCM} $		25		mV
Gain Flatness Any 5 MHz		0.2		dB p-p
Maximum Output Swing Differential 450 Ω load		3		V p-p
Differential 200 Ω load		2.4		V p-p
Maximum Output Current Each pin		6		mA p-p
LO INPUT/OUTPUT LOP, LON				
Output Level (LPEN = 0) Into a differential 50 $\Omega$ load, LO buffer enabled (output frequency = 800 MHz)		1		dBm
Output Level (LPEN = 1) Into a differential 50 $\Omega$ load, LO buffer enabled (output frequency = 800 MHz)		-0.75		dBm
Input Level Externally applied 2×LO, PLL disabled		0		dBm
Input Impedance Externally applied 2×LO, PLL disabled		50		Ω
LO Main Divider Range VCO to mixer, including quadrature divider, see Table 5 for supported divider modes	8		80	
VCO Output Divider Range VCO to (LOP, LON), see Table 6 for supported output divider modes	4		8	
VCO Operating Frequency	2800		4200	MHz
SYNTHESIZER SPECIFICATIONS  All synthesizer specifications measured with recommended settings provided in Figure 33 through Figure 40				
Channel Spacing $f_{PFD} = 26 \text{ MHz}$		25		kHz
PLL Bandwidth Can be adjusted with off-chip loop filter component values and R <sub>SET</sub>		67		kHz

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
SPURS	$f_{LO}=140$ MHz, $f_{REF}=26$ MHz, $f_{PFD}=26$ MHz, measured at BB outputs with $f_{BB}=50$ MHz				
Reference Spurs	$f_{REF} = 26 \text{ MHz}, f_{PFD} = 26 \text{ MHz}$		-95		dBc
·	f <sub>REF</sub> /2		-106		dBc
	f <sub>REF</sub> × 2		-100		dBc
	f <sub>REF</sub> × 3		-105		dBc
PHASE NOISE—USING 67 kHz LOOP FILTER	$f_{LO}$ = 140 MHz, $f_{REF}$ = 26 MHz, $f_{PFD}$ = 26 MHz, measured at BB outputs with $f_{BB}$ = 50 MHz				
	@ 1 kHz offset		-117		dBc/Hz
	@ 10 kHz offset		-124		dBc/Hz
	@ 100 kHz offset		-127		dBc/Hz
	@ 500 kHz offset		-146		dBc/Hz
	@ 1 MHz offset		-149		dBc/Hz
	@ 5 MHz offset		-151		dBc/Hz
	@ 10 MHz offset		-153		dBc/Hz
Integrated Phase Noise	1 kHz to 10 MHz integration bandwidth		0.03		°rms
PHASE NOISE—USING 2.5 kHz LOOP FILTER	$f_{LO} = 900$ MHz, $f_{REF} = 26$ MHz, $f_{PFD} = 26$ MHz, measured at BB outputs with $f_{BB} = 50$ MHz				
	@ 1 kHz offset		<b>-95</b>		dBc/Hz
	@ 10 kHz offset		-110		dBc/Hz
	@ 100 kHz offset		-136		dBc/Hz
	@ 500 kHz offset		-149		dBc/Hz
	@ 1 MHz offset		-149.5		dBc/Hz
	@ 5 MHz offset		-151		dBc/Hz
	@ 10 MHz offset		-153		dBc/Hz
PLL FIGURE OF MERIT (FOM)	Measured with f <sub>REF</sub> = 26 MHz, f <sub>PFD</sub> = 26 MHz		-215.4		dBc/Hz/Hz
TETTOTIE OF MEINT (FOM)	Measured with $f_{REF} = 104 \text{ MHz}$ , $f_{PFD} = 26 \text{ MHz}$		-220.9		dBc/Hz/Hz
Phase Detector Frequency	The state of the s	20	26	40	MHz
REFERENCE CHARACTERISTICS	REFIN, MUXOUT pins				
REFIN Input Frequency	Usable range	9		160	MHz
REFIN Input Capacitance			4		pF
MUXOUT Output Level	Vol. (lock detect output selected)		•	0.25	V
mondo i dalpat zeve.	V <sub>OH</sub> (lock detect output selected)	2.7		0.23	V
REFOUT Duty Cycle	Von (lock detect output selected)	2.,	50		%
CHARGE PUMP					, -
Pump Current			500		μΑ
Output Compliance Range		1		2.8	V
LOGIC INPUTS	CLK, DATA, LE pins				
Input High Voltage, V <sub>INH</sub>		1.4		3.3	V
Input Low Voltage, V <sub>INL</sub>		0		0.7	V
Input Current, I <sub>INH</sub> /I <sub>INL</sub>			0.1		μΑ
Input Capacitance, C <sub>IN</sub>			5		pF
POWER SUPPLIES	VCC1, VCC2, VCCLO, VCCBB, VCCRF pins	1			
Voltage Range (3.3 V)	VCC1, VCC2, VCCLO	3.135	3.3	3.465	V
Voltage Range (5 V)	VCCBB, VCCRF	4.75	5	5.25	V
Supply Current (3.3 V) (LPEN = 0)	Normal Rx mode		209	-	mA
	Rx mode with LO buffer enabled		270		mA
	Normal Rx mode		86		mA
Supply Current (5 V) (I PFN = $0$ )	I NOTHALKX HICCE				1 111/1
Supply Current (5 V) (LPEN = $0$ )					mΑ
Supply Current (5 V) (LPEN = 0)  Supply Current (3.3 V) (LPEN = 1)	Rx mode with LO buffer enabled  Normal Rx mode		86 205		mA mA

Parameter	upply Current (5 V) (LPEN = 1)  Normal Rx mode  Rx mode with LO buffer enabled									
Supply Current (5 V) (LPEN = 1)	Normal Rx mode		75		mA					
	Rx mode with LO buffer enabled		75		mA					
Supply Current (5 V)	Power-down mode		10		mA					
Supply Current (3.3 V)	Power-down mode		15		mA					

#### **TIMING CHARACTERISTICS**

 $V_{S1}$  ( $V_{VCCBB}$  and  $V_{VCCRF}$ ) = 5 V, and  $V_{S2}$  ( $V_{VCC1}$ ,  $V_{VCC2}$ , and  $V_{VCCLO}$ ) = 3.3 V.

Table 2.

Parameter	Limit at T <sub>MIN</sub> to T <sub>MAX</sub> (B Version)	Unit	Test Conditions/Comments
t <sub>1</sub>	20	ns min	LE Setup Time
t <sub>2</sub>	10	ns min	DATA to CLK setup time
t <sub>3</sub>	10	ns min	DATA to CLK hold time
t <sub>4</sub>	25	ns min	CLK high duration
<b>t</b> <sub>5</sub>	25	ns min	CLK low duration
t <sub>6</sub>	10	ns min	CLK to LE setup time
t <sub>7</sub>	20	ns min	LE pulse width




Figure 2. Timing Diagram

# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
Supply Voltage, VCCBB and VCCRF (V <sub>51</sub> )	-0.5 V to +5.5 V
Supply Voltage, VCC1, VCC2, and VCCLO ( $V_{52}$ )	−0.5 V to +3.6 V
Digital I/O, CLK, DATA, and LE	−0.3 V to +3.6 V
RFIP and RFIN (Each Pin AC-Coupled)	13 dBm
$\theta_{JA}$ (Exposed Paddle Soldered Down)	30°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES 1. THE EXPOSED PADDLE SHOULD BE SOLDERED TO A LOW IMPEDANCE GROUND PLANE.

Figure 3. Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin No.	Mnemonic	Description									
1, 2	VCC1	The 3.3 V power supply for VCO and PLL.									
3	CPOUT	Charge Pump Output Pin. Connect this pin to VTUNE through the loop filter.									
4, 7, 11, 15, 16, 20, 21, 24, 27, 30, 31, 35	GND	Connect these pins to a low impedance ground plane.									
5	RSET	Charge Pump Current. The nominal charge pump current can be set to $250 \mu\text{A}$ , $500 \mu\text{A}$ , $750 \mu\text{A}$ , or $1 \text{mA}$ using DB10 and DB11 of Register 4 and by setting DB18 to 0 (internal reference current). In this mode, no external $R_{\text{SET}}$ is required. If DB18 is set to 1, the four nominal charge pump currents ( $I_{\text{NOMINAL}}$ ) can be externally tweaked according to the following equation where the resulting value is in units of ohms.									
		$R_{SET} = \left[\frac{217.4 \times I_{CP}}{I_{NOMINAL}}\right] - 37.8$									
6	REFIN	Reference Input. Nominal input level is 1 V p-p. Input range is 9 MHz to 160 MHz.									

Pin No.	Mnemonic	Description
8	MUXOUT	Multiplexer Output. This output can be programmed to provide the reference output signal or the lock detect signal. The output is selected by programming the appropriate register.
9	DECL2	Connect a 0.1 µF capacitor between this pin and ground.
10	VCC2	The 3.3 V power supply for the 2.5 V LDO.
12	DATA	Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits.
13	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. Maximum clock frequency is 20 MHz.
14	LE	Load Enable. When the LE input pin goes high, the data stored in the shift registers is loaded into one of the six registers, the relevant latch being selected by the first three control bits of the 24-bit word.
17, 34	VCCLO	The 3.3 V power supply for the LO path blocks.
18, 19	QBBP, QBBN	Demodulator Q-Channel Differential Baseband Outputs (Differential Output Impedance of 28 $\Omega$ ).
22	VCCBB	The 5 V power supply for the demodulator blocks.
23	VOCM	Baseband Common-Mode Reference Input; 1.65 V nominal. It sets the dc common-mode level of the IBBx and QBBx outputs.
25, 26	RFIP, RFIN	Differential 100 $\Omega$ , Internally Biased RF Inputs. These pins must be ac-coupled.
28	VCCRF	The 5 V power supply for the demodulator blocks.
29	DECL3	Connect a 2.2 µF capacitor between this pin and ground.
32, 33	IBBN, IBBP	Demodulator I-Channel Differential Baseband Outputs (Differential Output Impedance of 28 $\Omega$ ).
36	LOSEL	LO Select. Connect this pin to ground for the simplest operation and to completely control the LO path and input/output direction from the register SPI programming.
		For additional control without register reprogramming, this input pin can determine whether the LOP and LON pins operate as inputs or outputs. LOP and LON become inputs if the LOSEL pin is set low, the LDRV bit of Register 5 is set low, and the LXL bit of Register 5 is set high. The externally applied LO drive must be at M×LO frequency (where M corresponds to the main LO divider setting). LON and LOP become outputs when LOSEL is high or if the LDRV bit of Register 5 (DB3) is set high and the LXL bit of Register 5 (DB4) low. The output frequency is controlled by the LO output divider bits in Register 7. This pin should not be left floating.
37, 38	LON, LOP	Local Oscillator Input/Output. When these pins are used as output pins, a differential frequency divided version of the internal VCO is available on these pins. When the internal LO generation is disabled, an external M×LO frequency signal can be applied to these pins (where M corresponds to the main divider setting). (Differential Input/Output Impedance of $50\Omega$ )
39	VTUNE	VCO Control Voltage Input. This pin is driven by the output of the loop filter. The nominal input voltage range on this pin is 1.0 V to 2.8 V.
40	DECL1	Connect a 10 µF capacitor between this pin and ground as close to the device as possible because this pin serves as the VCO supply and loop filter reference.
	EP	Exposed Paddle. The exposed paddle should be soldered to a low impedance ground plane.

# TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{S1} = 5$  V,  $V_{S2} = 3.3$  V,  $T_A = 25$ °C, RF input balun loss is de-embedded, unless otherwise noted. LO = 50 MHz to 525 MHz; Mini-Circuits ADTL2-18 balun on RF inputs.




Figure 4. Conversion Gain and Input P1dB vs. LO Frequency




Figure 5. Input IP3 vs. LO Frequency




Figure 6. IQ Gain Mismatch vs. LO Frequency




Figure 7. Input IP2 vs. LO Frequency




Figure 8. Noise Figure vs. LO Frequency




Figure 9. IQ Quadrature Phase Error vs. LO Frequency




Figure 10. LO-to-RF Feedthrough vs. LO Frequency, LO Output Turned Off




Figure 11. LO-to-BB Feedthrough vs. LO Frequency, LO Output Turned Off




Figure 12. RF-to-BB Feedthrough vs. RF Frequency




Figure 13. Normalized BB Frequency Response




Figure 14. Input P1dB, Input IP2, and Input IP3 vs. BB Frequency




Figure 15. Noise Figure vs. Input Blocker Level,  $f_{LO} = 140 \text{ MHz}$  (RF Blocker 5 MHz Offset)




Figure 16. RF Input Return Loss vs. RF Frequency, Measured Through ADTL2-18 2-to-1 Input Balun




Figure 17. LO Output Return Loss vs. LO Output Frequency, LO Output Enabled (350 MHz to 1050 MHz)




Figure 18. 5 V and 3.3 V Supply Currents vs. LO Frequency, LO Output Disabled




Figure 19. VPTAT vs. Temperature




Figure 20. VTUNE vs. LO Frequency

#### SYNTHESIZER/PLL

 $V_{S1} = 5 \text{ V}$ ,  $V_{S2} = 3.3 \text{ V}$ , see the Register Structure section for recommended settings used. External loop filter bandwidth of ~67 kHz,  $f_{REF} = f_{PFD} = 26 \text{ MHz}$ , measured at BB output,  $f_{BB} = 50 \text{ MHz}$ , unless otherwise noted.




Figure 21. Phase Noise vs. Offset Frequency,  $f_{LO} = 140 \text{ MHz}$ 




Figure 22. PLL Reference Spurs vs. LO Frequency




Figure 23. PLL Reference Spurs vs. LO Frequency




Figure 24. Integrated Phase Noise vs. LO Frequency (Spurs Omitted)




Figure 25. Phase Noise vs. LO Frequency (1 kHz, 10 kHz, and 5 MHz Offsets)




Figure 26. Phase Noise vs. LO Frequency (100 kHz and 1 MHz Offsets)

#### **COMPLEMENTARY CUMULATIVE DISTRIBUTION FUNCTIONS (CCDF)**

 $V_{S1} = 5 \text{ V}, V_{S2} = 3.3 \text{ V}, f_{LO} = 140 \text{ MHz}, f_{BB} = 4.5 \text{ MHz}.$ 





Figure 27. Gain and Input P1dB






Figure 29. IQ Gain Mismatch




Figure 30. Input IP2




Figure 31. Noise Figure




Figure 32. IQ Quadrature Phase Error

### CIRCUIT DESCRIPTION

The ADRF6806 integrates a high performance IQ demodulator with a state-of-the-art fractional-N PLL. The PLL also integrates a low noise VCO. The SPI port allows the user to control the fractional-N PLL functions, the demodulator LO divider functions, and optimization functions, as well as allowing for an externally applied LO.

The ADRF6806 uses a high performance mixer core that results in an exceptional input IP3 and input P1dB, with a very low output noise floor for excellent dynamic range.

#### LO QUADRATURE DRIVE

A signal at  $2\times$  the desired mixer LO frequency is delivered to a divide-by-2 quadrature phase splitter followed by limiting amplifiers which then drive the I and Q mixers, respectively.

#### **V-TO-I CONVERTER**

The differential RF input signal is applied to a V-to-I converter that converts the differential input voltage to output currents. The V-to-I converter provides a differential 100  $\Omega$  input impedance. The V-to-I bias current can be reduced by putting the device in low power mode (setting LPEN = 1 by setting Register 5, DB5 = 1). Generally with LPEN = 1, input IP3 and input P1dB degrade, but the noise figure is slightly better. Overall, the dynamic range is reduced by setting LPEN = 1.

#### **MIXERS**

The ADRF6806 has two double-balanced mixers: one for the inphase channel (I channel) and one for the quadrature channel (Q channel). These mixers are based on the Gilbert cell design of four cross-connected transistors. The output currents from the two mixers are summed together in the resistive loads that then feed into the subsequent emitter follower buffers. When the part is put into its low power mode (LPEN = 1), the mixer core load resistors are increased, which does increase the gain by roughly 3 dB; however, as previously stated in the V-to-I Converter section, the overall dynamic range does decrease slightly.

#### **EMITTER FOLLOWER BUFFERS**

The output emitter followers drive the differential I and Q signals off chip. The output impedance is set by on-chip 14  $\Omega$  series resistors that yield a 28  $\Omega$  differential output impedance for each baseband port. The fixed output impedance forms a voltage divider with the load impedance that reduces the effective gain. For example, a 500  $\Omega$  differential load has ~0.5 dB lower effective gain than a high (10 k $\Omega$ ) differential load impedance.

The common-mode dc output levels of the emitter follower outputs are set by the voltage applied to the VOCM pin. The VOCM pin must be driven with a voltage (typically 1.65 V) for the emitter follower buffers to function. If the VOCM pin is left open, the emitter follower outputs do not bias up properly.

#### **BIAS CIRCUITRY**

There are several band gap reference circuits and two low droput regulators (LDOs) in the ADRF6806 that generate the reference currents and voltages used by different sections. One of the LDOs is the 2.5V\_LDO, which is always active and provides the 2.5 V supply rail used by the internal digital logic blocks. The 2.5V\_LDO output is connected to the DECL2 pin (Pin 9) for the user to provide external decoupling. The other LDO is the VCO\_LDO, which acts as the positive supply rail for the internal VCO. The VCO\_LDO output is connected to the DECL1 pin (Pin 40) for the user to provide external decoupling. The VCO\_LDO can be powered down by setting Register 6, DB18 = 0, which allows the user to save power when not using the VCO. Additionally, the bias current for the mixer V-to-I stage, which drives the mixer core, can be reduced by putting the device in low power mode (setting LPEN = 1 by setting Register 5, DB5 = 1).

#### **REGISTER STRUCTURE**

The ADRF6806 provides access to its many programmable features through a 3-wire SPI control interface that is used to program the seven internal registers. The minimum delay and hold times are shown in the timing diagram (see Figure 2). The SPI provides digital control of the internal PLL/VCO as well as several other features related to the demodulator core, on-chip referencing, and available system monitoring functions. The MUXOUT pin provides a convenient, single-pin monitor output signal that can be used to deliver a PLL lock-detect signal or an internal voltage proportional to the local junction temperature.

Note that internal calibration for the PLL must run when the ADRF6806 is initialized at a given frequency. This calibration is run automatically whenever Register 0, Register 1, or Register 2 is programmed. Because the other registers affect PLL performance, Register 0, Register 1, and Register 2 must always be programmed last. For ease of use, starting the initial programming with Register 7 and then programming the registers in descending order ending with Register 0 is recommended. Once the PLL and other settings are programmed, the user can change the PLL frequency simply by programming Register 0, Register 1, or Register 2 as necessary.




Figure 33. Integer Divide Control Register (R0)

#### Register 0—Integer Divide Control

With R0[2:0] set to 000, the on-chip integer divide control register is programmed as shown in Figure 33. The internal VCO frequency ( $f_{VCO}$ ) equation is

$$f_{VCO} = f_{PFD} \times (INT + (FRAC/MOD)) \times 2$$
 (1)

where

 $f_{VCO}$  is the output frequency of the internal VCO.

*INT* is the preset integer divide ratio value (21 to 123 for integer mode, 24 to 119 for fractional mode).

MOD is the preset fractional modulus (1 to 2047).

FRAC is the preset fractional divider ratio value (0 to MOD - 1).

The integer divide ratio sets the INT value in Equation 1. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency.

Note that the demodulator LO frequency is given by  $f_{LO} = f_{VCO}/M$ , where M is the programmed LO main divider (see Table 5).

#### Divide Mode

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the VCO output frequency,  $f_{\text{VCO}},$  is calculated by

$$f_{VCO} = f_{PFD} \times (INT) \times 2 \tag{2}$$

#### Register 1—Modulus Divide Control

With R1[2:0] set to 001, the on-chip modulus divide control register is programmed as shown in Figure 34. The MOD value is the preset fractional modulus ranging from 1 to 2047.

										MODULUS DIVIDE RATIO									CONTROL BITS					
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	0	0	0	0	MD10	MD9	MD8	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0	C3(0)	C2(0)	C1(1)	
										MD10	MD9	MD8	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0	MOD	MODULUS VALUE		
										0	0	0	0	0	0	0	0	0	0	1	1			
										0	0	0	0	0	0	0	0	0	1	0	2			
										l											l			
										1	1	0	0	0	0	0	0	0	0	0	1536 (DEFAULT)		ILT)	
										l											l '			
										l											l	l		
										1	1	1	1	1	1	1	1	1	1	1	2047			

Figure 34. Modulus Divide Control Register (R1)

#### Register 2—Fractional Divide Control

With R2[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in Figure 35. The FRAC value is the preset fractional modulus ranging from 0 to MOD-1.

										FRACTIONAL DIVIDE RATIO										CONTROL BITS				
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	0	0	0	0	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	C3(0)	C2(1)	C1(0)	
																<b>\</b>								
									FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	F	RACTION	NAL VAI	LUE	
									0	0	0	0	0	0	0	0	0	0	0	0				
									0	0	0	0	0	0	0	0	0	0	1	1				
									0	1	1	0	0	0	0	0	0	0	0	76	68 (DEFA	ULT)		
											FRACT	ONAL V	/ALUE I	NUST B	E LESS	THAN N	MODUL	JS		<	<mdr< td=""></mdr<>			

Figure 35. Fractional Divide Control Register (R2)

#### Register 3—Σ-Δ Modulator Dither Control

With R3[2:0] set to 011, the on-chip  $\Sigma$ - $\Delta$  modulator dither control register is programmed as shown in Figure 36. The dither restart value can be programmed from 0 to 217 to 1, though a value of 1 is typically recommended.




Figure 36.  $\Sigma$ - $\Delta$  Modulator Dither Control Register (R3)

# Register 4—Charge Pump, PFD, and Reference Path Control

With R4[2:0] set to 100, the on-chip charge pump, PFD, and reference path control register is programmed as shown in Figure 37.

The charge pump current is controlled by the base charge pump current ( $I_{\text{CP, BASE}}$ ), and the value of the charge pump current multiplier ( $I_{\text{CP, MULT}}$ ).

The base charge pump current can be set using an internal or external resistor (according to DB18 of Register 4). When using an external resistor, the value of ICP, BASE can be varied according to

$$R_{SET} \left[\Omega\right] = \left[\frac{217.4 \times I_{CP,BASE}}{250}\right] - 37.8$$

The actual charge pump current can be programmed to be a multiple (1, 2, 3, or 4) of the charge pump base current. The multiplying value  $(I_{\text{CP, MULT}})$  is equal to 1 plus the value of the DB11 and DB10 bits in Register 4.

The PFD phase offset multiplier ( $\theta_{PFD,OFS}$ ), which is set by Bit DB16 to Bit DB12 of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to

linearize the PFD-CP transfer function and can improve fractional spurs. The magnitude of the phase offset is determined by

$$|\Delta\Phi| [\deg] = 22.5 \frac{\theta_{PFD,OFS}}{I_{CP-MIJIT}}$$

Finally, the phase offset can be either positive or negative depending on the value of the DB17 bit in Register 4.

The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by  $2\times$ ,  $1\times$ ,  $0.5\times$ , or  $0.25\times$ . This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.

The ADRF6801 also provides a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode provides a lock-detect output that allows users to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be routed to the MUXOUT pin as described in Figure 37.




Figure 37. Charge Pump, PFD, and Reference Path Control Register (R4)

#### Register 5—LO Path and Demodulator Control

With R5[DB5] = 1, the ADRF6806 is in a lower power operating mode. The device is still fully functional in this lower power mode, but the mixer performance is shifted (see the Typical Performance Characteristics section for details on performance differences). Setting R5[DB5] = 0 causes the ADRF6806 mixer stage to run at a higher current, thereby achieving a higher IIP3.

Register 5 also controls whether the LOIP and LOIN pins act as an input or output and whether the output driver is enabled as detailed in Figure 38.




Figure 38. LO Path and Demodulator Control Register (R5)

#### Register 6—VCO Control and Enables

With R6[2:0] set to 110, the VCO control and enables register is programmed as shown in Figure 39.

VCO band selection is normally selected based on BANDCAL calibration; however, the VCO band can be selected directly using Register 6. The VCO BS SRC determines whether the BANDCAL calibration determines the optimum VCO tuning band or if the external SPI interface is used to select the VCO tuning band based on the value of the VCO band select.

The VCO amplitude can be controlled through Register 6. The VCO amplitude setting can be controlled between 0 and 31 decimal, with a default value of 24.

The internal VCO can be disabled using Register 6. The internal VCO LDO can be disabled if an external clean 3.0 V supply is available.

The internal charge pump can be disabled through Register 6. Normally, the charge pump is enabled.




Figure 39. VCO Control and Enables (R6)

#### Register 7—LO Divider Control

Register 7 controls the LO path main divider settings as well as the LO output path divider setting. Table 5 indicates how to program this register to achieve various divider modes.




Figure 40. LO Divider Control Register (R7)

#### LO DIVIDER PROGRAMMING

Table 5. Main Divider (Only Divide Ratios and Combinations Specified Are Guaranteed)

			Divider Cascade			
f <sub>LO</sub> (MHz)	LO Divider Ratio	f <sub>vco</sub> (MHz)	Divide-by-2 to Divide-by-5	Divide-by-2, Divide-by-4, or Divide-by-8	Quadrature Divide-by-2	Register 7 DB[9:6]
35 to 52.5	80	2800 to 4200	5	8	2	11 11
43.75 to 65.62	64	2800 to 4200	4	8	2	10 11
58.33 to 87.5	48	2800 to 4200	3	8	2	01 11
70 to 105	40	2800 to 4200	5	4	2	11 10
87.5 to 131.25	32	2800 to 4200	4	4	2	10 10
116.7 to 175	24	2800 to 4200	3	4	2	01 10
140 to 210	20	2800 to 4200	5	2	2	11 01
175 to 262.5	16	2800 to 4200	4	2	2	10 01
233.3 to 350	12	2800 to 4200	3	2	2	01 01
350 to 525	8	2800 to 4200	2	2	2	00 01

#### Table 6. Output Divider

f <sub>LO</sub> Output (MHz)	Output Divider Ratio	f <sub>vco</sub> (MHz)	Register 7DB[5:4]
350 to 525	8	2800 to 4200	11
466.67 to 700	6	2800 to 4200	10
700 to 1050	4	2800 to 4200	01

#### **PROGRAMMING EXAMPLE**

For example, internal LO frequency = 140 MHz. This can be accomplished with the VCO/PLL frequency at 2800 MHz and an LO divide ratio of 20. The choice of output divider ratio of 8 gives an output frequency of 350 MHz. To achieve this combination, a binary code of 11 01 11 should be programmed into DB[9:4] of Register 7.

# APPLICATIONS INFORMATION BASIC CONNECTIONS

The basic circuit connections for a typical ADRF6806 application are shown in Figure 41.

#### **SUPPLY CONNECTIONS**

The ADRF6806 has several supply connections and on-board regulated reference voltages that should be bypassed to ground using low inductance bypass capacitors located in close proximity to the supply and reference pins of the ADRF6806. Specifically Pin 1, Pin 2, Pin 9, Pin 10, Pin 17, Pin 22, Pin 23, Pin 28, Pin 29, Pin 34, and Pin 40 should be bypassed to ground using individual bypass capacitors. Pin 40 is the decoupling pin for the on-board VCO LDO, and for best phase noise performance, several bypass capacitors ranging from 100 pF to 10  $\mu F$  may help to improve phase noise performance. For additional details on bypassing the supply nodes, see the evaluation board schematic in Figure 43.

#### SYNTHESIZER CONNECTIONS

The ADRF6806 includes an on-board VCO and PLL for LO synthesis. An external reference must be applied for the PLL to operate. A 1 V p-p nominal external reference must be applied to Pin 6 through an ac coupling capacitor. The reference is compared to an internally divided version of the VCO output frequency to create a charge pump error current to control and lock the VCO. The charge pump output current is filtered and converted to a control voltage through the external loop filter that is then applied to the VTUNE pin (Pin 39). ADIsimPLL™ can be a helpful tool when designing the external charge pump loop filter. The typical Kv of the VCO, the charge pump output current magnitude, and PFD frequency should all be considered when designing the loop filter. The charge pump current magnitude can be set internally or with an external RSET resistor connected to Pin 5 and ground, along with the internal digital settings applied to the PLL (see the Register 4—Charge Pump, PFD, and Reference Path Control section for more details).




Figure 41. Basic Connections

#### I/Q OUTPUT CONNECTIONS

The ADRF6806 has I and Q baseband outputs. Each output stage consists of emitter follower output transistors with a low differential impedance of 28  $\Omega$  and can source up to 12 mA p-p differentially. A Mini-Circuits TCM9-1+ balun is used to transform a single-ended 50  $\Omega$  load impedance into a nominal 450  $\Omega$  differential impedance.

#### RF INPUT CONNECTIONS

The ADRF6806 uses a Mini-Circuits ADTL2-18+ balun with a 2:1 impedance ratio to transform a single-ended 50  $\Omega$  impedance into a differential 100  $\Omega$  impedance. Coupling capacitors whose impedance is small compared to 100  $\Omega$  at the frequency of operation are used to isolate the dc bias points of the RF input stage.

#### **CHARGE PUMP/VTUNE CONNECTIONS**

The ADRF6806 uses a loop filter to create the VTUNE voltage for the internal VCO. The loop filter in its simplest form is an integrating capacitor. It converts the current mode error signal coming out of the CPOUT pin into a voltage in which to control the VCO via the VTUNE voltage. The stock filter on the evaluation board has a bandwidth of 67 kHz. The loop filter contains five components, three capacitors, and two resistors. Changing the values of these components changes the bandwidth of the loop filter.

#### **LO SELECT INTERFACE**

The ADRF6806 has the option of either monitoring a scaled version of the internally generated LO (LOSEL pin driven high at 3.3 V) or providing an external LO source (LOSEL pin driven low to ground, the LDRV bit in Register 5 set low, and the LXL bit in Register 5 set high). See the Pin Configuration and Function Descriptions section for full operation details.

#### **EXTERNAL LO INTERFACE**

The ADRF6806 provides the option to use an external signal source for the LO into the IQ demodulating mixer core. It is important to note that the applied LO signal is divided down by a divider (programmable to between 4 and 80) prior to the actual IQ demodulating mixer core. The divider is determined by the register settings in the LO path and mixer control register (see the Register 5—LO Path and Demodulator Control section). The LO input pins (Pin 37 and Pin 38) present a broadband differential 50  $\Omega$  input impedance. The LOP and LON input pins must be ac-coupled. This is achieved on the evaluation board via a Mini-Circuits TC1-1-13+ balun with a 1:1 impedance ratio. When not in use, the LOP and LON pins can be left unconnected.

#### SETTING THE FREQUENCY OF THE PLL

The frequency of the VCO/PLL, once locked, is governed by the values programmed into the PLL registers, as follows:

$$f_{PLL} = f_{PFD} \times 2 \times (INT + FRAC/MOD)$$

where

 $f_{PLL}$  is the frequency at the VCO when the loop is locked.  $f_{PFD}$  is the frequency at the input of the phase frequency detector. *INT* is the integer divide ratio programmed into Register 0. *MOD* is the modulus divide ratio programmed into Register 1. *FRAC* is the fractional value programmed into Register 2.

The practical lower limit of the reference input frequency is determined by the combination of the desired f<sub>PLL</sub> and the maximum programmable integer divide ratio of 119 and reference input frequency multiplier of 2. For a maximum f<sub>PLL</sub> of 4200 MHz,

$$f_{REF} > \sim f_{PLL}/(f_{PFD} \times 2 \times 2)$$
, or 8.8 MHz.

A lock detect signal is available as one of the selectable outputs through the MUXOUT pin, with logic high signifying that the loop is locked.

#### **REGISTER PROGRAMMING**

Because Register 6 controls the powering of the VCO and charge pump, it must be programmed once before programming the PLL frequency (Register 0, Register 1, and Register 2).

The registers should be programmed starting with the highest register (Register 7) first and then sequentially down to Register 0 last. When Register 0, Register 1, or Register 2 is programmed, an internal VCO calibration is initiated that must execute when the other registers are set. Therefore, the order must be Register 7, Register 6, Register 5, Register 4, Register 3, Register 2, Register 1, and then Register 0. Whenever Register 0, Register 1, or Register 2 is written to, it initializes the VCO calibration (even if the value in these registers does not change). After the device has been powered up and the registers configured for the desired mode of operation, only Register 0, Register 1, or Register 2 must be programmed to change the LO frequency.

If none of the register values is changing from their defaults, there is no need to program them.

#### **EVM MEASUREMENTS**

EVM is a measure used to quantify the performance of a digital radio transmitter or receiver. A signal received by a receiver has all constellation points at their ideal locations; however, various imperfections in the implementation (such as magnitude imbalance, noise floor, and phase imbalance) cause the actual constellation points to deviate from their ideal locations.

In general, a demodulator exhibits three distinct EVM limitations vs. received input signal power. As signal power increases, the distortion components increase. At large enough signal levels, where the distortion components due to the harmonic nonlinearities in the device are falling in-band, EVM degrades as signal levels increase. At medium signal levels, where the demodulator behaves in a linear manner and the signal is well above any notable noise contributions, the EVM has a tendency to reach an optimal level determined dominantly by either quadrature accuracy and I/Q gain match of the demodulator or the precision of the test equipment. As signal levels decrease, such that the noise is a major contribution, the EVM performance vs. the signal level exhibits a decibel-for-decibel degradation with decreasing signal level. At lower signal levels, where noise proves to be the dominant limitation, the decibel EVM proves to be directly proportional to the SNR.

The basic test setup to test EVM for the ADRF6806 consisted of an Agilent E4438C, which was used as a signal source. The 140 MHz modulated signal was driven single-ended into the RFIN SMA connector of the ADRF6806 evaluation board. The IQ baseband outputs were taken differentially into a pair of AD8130 difference amplifiers to convert the differential signals to single-ended. The output impedance driven by the ADRF6806 was set to 450  $\Omega$  differential. The single-ended I and Q signals were then sampled by an Agilent DSO7104B oscilloscope. The Agilent 89600 VSA software was used to calculate the EVM of the signal. The signal source used for the reference input was a Wenzel 100 MHz quartz oscillator set to an amplitude of 1 V p-p. The reference path was set to divide-by-four, resulting in a PFD frequency of 25 MHz.

Figure 42 shows that the ADRF6806 exhibited excellent EVM performance, with the EVM being better than -40 dB over an RF input range of about +35 dB for a 4 QAM modulated signal at a 5 MHz symbol rate at a 0 Hz IF. The pulse shaping filter's roll-off, or alpha, was set to 0.35. EVM and was tested for both power modes: lower power mode disabled (LPEN = 0) and low power mode enabled (LPEN = 1). When low power mode was enabled, the EVM was better at lower RF input signal levels due to less noise while running in low power mode. While in normal power mode (LPEN = 0), the EVM remained undegraded at higher RF input signal levels.




Figure 42. EVM Measurements @ 140 MHz 16 QAM; Symbol Rate = 5 MHz; BB IF Frequency of 5 MHz