



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FEATURES

Dual transmitters

Dual input shared observation receiver

**Maximum tunable transmitter synthesis bandwidth:
450 MHz**

Maximum observation receiver bandwidth: 450 MHz

Fully integrated fractional-N RF synthesizers

Fully integrated clock synthesizer

**Multichip phase synchronization for RF LO and baseband
clocks**

JESD204B datapath interface

Tuning range (center frequency): 75 MHz to 6000 MHz

APPLICATIONS

2G/3G/4G/5G macro cell base stations

Active antenna systems

Massive MIMO

Phased array radar

Electronic warfare

Military communications

Portable test equipment

GENERAL DESCRIPTION

The ADRV9008-2 is a highly integrated, RF agile transmit subsystem offering dual channel transmitters, observation path receiver, integrated synthesizers, and digital signal processing functions. The IC delivers a versatile combination of high performance and low power consumption demanded by 2G, 3G, 4G and 5G macro cell base stations, and active antenna applications.

The transmitters use an innovative direct conversion modulator that achieves multicarrier macro base station quality performance and low power. In 3G/4G mode, the maximum large signal bandwidth is 200 MHz. In multicarrier global system for mobile communications (MC-GSM) mode, which

has higher in-band spurious-free dynamic range (SFDR), the maximum large signal bandwidth is 75 MHz.

The observation path consists of a wide bandwidth direct conversion receiver with state of the art dynamic range. The complete receive subsystem includes dc offset correction, quadrature correction, and digital filtering, thus eliminating the need for these functions in the digital baseband. Several auxiliary functions such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and general-purpose inputs/outputs (GPIOs) for PA and RF front-end control are also integrated.

The fully integrated phase locked loops (PLLs) provide high performance, low power fractional-N RF frequency synthesis for the transmitter and receiver sections. An additional synthesizer is used to generate the clocks needed for the converters, digital circuits, and the serial interface. Special precautions have been taken to provide the isolation demanded in high performance base station applications. All VCO and loop filter components are integrated.

The high speed JESD204B interface supports up to 12.288 Gbps lane rates, resulting in two lanes per transmitter in the widest bandwidth mode and two lanes for the observation path receiver in the widest bandwidth mode.

The core of the ADRV9008-2 can be powered directly from 1.3 V regulators and 1.8 V regulators and is controlled via a standard 4-wire serial port. Comprehensive power-down modes are included to minimize power consumption in normal use. The ADRV9008-2 is packaged in a 12 mm × 12 mm 196-ball chip scale ball grid array (CSP_BGA).

TABLE OF CONTENTS

Features	1	Transmitter (Tx)	69
Applications	1	Observation Receiver (ORx).....	69
General Description	1	Clock Input.....	69
Functional Block Diagram	3	Synthesizers	69
Specifications.....	4	Serial Peripheral Interface (SPI)	69
Current and Power Consumption Specifications.....	11	JTAG Boundary Scan.....	69
Timing Diagrams.....	13	Power Supply Sequence	70
Absolute Maximum Ratings.....	14	GPIO_x Pins	70
Reflow Profile.....	14	Auxiliary Converters.....	70
Thermal Management	14	JESD204B Data Interface	70
Thermal Resistance	14	Applications Information	72
ESD Caution.....	14	PCB Layout and Power Supply Recommendations.....	72
Pin Configuration and Function Descriptions.....	15	PCB Material And Stackup Selection	72
Typical Performance Characteristics	21	Fanout and Trace Space Guidelines	74
75 MHz to 525 MHz Band	21	Component Placement and Routing Guidelines	75
650 MHz to 3000 MHz Band.....	34	RF and JESD204B Transmission Line Layout	82
3400 MHz to 4800 MHz Band.....	45	Isolation Techniques Used on the ADRV9009 Customer Card	87
5100 MHz to 5900 MHz Band.....	56	RF Port Interface Information	89
Transmitter Output Impedance.....	67	Outline Dimensions	100
Observation Receiver Input Impedance.....	67		
Terminology	68		
Theory of Operation	69		

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

SPECIFICATIONS

Electrical characteristics at VDDA1P3¹ = 1.3 V, VDDD1P3_DIG = 1.3 V, VDDA1P8_TX = 1.8 V, T_j = full operating temperature range. Local oscillator frequency (f_{LO}) = 1800 MHz, unless otherwise noted. The specifications in Table 1 are not de-embedded. Refer to the Typical Performance Characteristics section for input/output circuit path loss. The device configuration profile, unless otherwise specified, is as follows: Transmitter = 200 MHz/450 MHz (IQ rate = 491.52 MHz), observation receiver = 450 MHz (IQ rate = 491.52 MHz), JESD204B rate = 9.8304 GSPS, and device clock = 245.76 MHz.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
TRANSMITTERS						
Center Frequency		75		6000	MHz	
Transmitter (Tx) Synthesis Bandwidth (BW)				450	MHz	
Transmitter Large Signal Bandwidth				200	MHz	
Transmitter Large Signal Bandwidth (MC-GSM)				75	MHz	Low IF mode
Peak-to-Peak Gain Deviation			1.0		dB	450 MHz bandwidth, compensated by programmable finite impulse response (FIR) filter
Gain Slope			±0.1		dB	Any 20 MHz bandwidth span, compensated by programmable FIR filter
Deviation from Linear Phase			1		Degrees	450 MHz bandwidth
Transmitter Attenuation Power Control Range		0		32	dB	Signal-to-noise ratio (SNR) maintained for attenuation between 0 dB and 20 dB
Transmitter Attenuation Power Control Resolution			0.05		dB	
Transmitter Attenuation Integral Nonlinearity	INL		0.1		dB	For any 4 dB step
Transmitter Attenuation Differential Nonlinearity	DNL		±0.04		dB	Monotonic
Transmitter Attenuation Serial Peripheral Interface-2 (SPI-2) Timing						See Figure 4
Time from \overline{CS} Going High to Change in Transmitter Attenuation	t _{SCH}	19.5		24	ns	
Time Between Consecutive Micro Attenuation Steps	t _{ACH}	6.5		8.1	ns	A large change in attenuation can be broken up into a series of smaller attenuation changes
Time Required to Reach Final Attenuation Value	t _{DCH}			800	ns	Time required to complete the change in attenuation from start attenuation to final attenuation value
Maximum Attenuation Overshoot During Transition		-1.0		+0.5	dB	
Change in Attenuation per Micro Step				0.5	dB	
Maximum Attenuation Change when \overline{CS} Goes High			32		dB	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Adjacent Channel Leakage Ratio (ACLR) (LTE)			-67		dB	20 MHz LTE at -12 dBFS
			-64		dB	75 MHz < f ≤ 2800 MHz
			-60		dB	2800 MHz < f ≤ 4800 MHz
In Band Noise Floor			-60		dB	4800 MHz < f ≤ 6000 MHz
						0 dB attenuation, in-band noise falls 1 dB for each dB of attenuation for attenuation between 0 dB and 20 dB
			-148		dBm/Hz	600 MHz < f ≤ 3000 MHz
Out of Band Noise Floor			-149		dBm/Hz	3000 MHz < f ≤ 4800 MHz
			-150.5		dBm/Hz	4800 MHz < f ≤ 6000 MHz
						0 dB attenuation; 3 × bandwidth/2 offset
Interpolation Images			-153		dBm/Hz	600 MHz < f ≤ 3000 MHz
			-154		dBm/Hz	3000 MHz < f ≤ 4800 MHz
			-155.5		dBm/Hz	4800 MHz < f ≤ 6000 MHz
GSM Mode			-95		dBc	
3G/4G			-80		dBc	
Transmitter to Transmitter Isolation			85		dB	75 MHz < f ≤ 600 MHz
			75		dB	600 MHz < f ≤ 2800 MHz
			70		dB	2800 MHz < f ≤ 4800 MHz
			65		dB	4800 MHz < f ≤ 5700 MHz
Image Rejection			56		dB	5700 MHz < f ≤ 6000 MHz
						QEC active
			70		dB	75 MHz < f ≤ 600 MHz
			65		dB	600 MHz < f ≤ 4000 MHz
Beyond Large Signal Bandwidth			62		dB	4000 MHz < f ≤ 4800 MHz
			60		dB	4800 MHz < f ≤ 6000 MHz
			40		dB	Assumes that distortion power density is 25 dB below desired power density
Maximum Output Power						0 dBFS, continuous wave (CW) tone into 50 Ω load, 0 dB transmitter attenuation
			9		dBm	75 MHz < f ≤ 600 MHz
			7		dBm	600 MHz < f ≤ 3000 MHz
			6		dBm	3000 MHz < f ≤ 4800 MHz
			4.5		dBm	4800 MHz < f ≤ 6000 MHz
Third-Order Output Intermodulation Intercept Point	OIP3					0 dB transmitter attenuation
			29		dBm	75 MHz < f ≤ 600 MHz
			27		dBm	600 MHz < f ≤ 4000 MHz
			23		dBm	4000 MHz < f ≤ 6000 MHz
Third-Order Intermodulation	IM3		-70		dBc	2 × GSMK carriers, ΣP _{OUT} = -12dBFS rms
						The 2 carriers can be placed anywhere within the transmitter band such that the IM3 products fall within the transmitter band or within 10 MHz of the band edges

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Carrier Leakage						With LO leakage correction active, 0 dB attenuation, scales decibel for decibel with attenuation, measured in 1 MHz bandwidth, resolution bandwidth, and video bandwidth = 100 kHz, rms detector, 100 trace average
Carrier Offset from Local Oscillator (LO)			-84		dBFS	75 MHz < f ≤ 600 MHz
			-82		dBFS	600 MHz < f ≤ 4800 MHz
			-80		dBFS	4800 MHz < f ≤ 6000 MHz
Carrier on LO			-71		dBFS	
Error Vector Magnitude (Third Generation Partnership Project (3GPP) Test Signals)	EVM					
75 MHz LO			0.5		%	300 kHz RF PLL loop bandwidth
1900 MHz LO			0.7		%	50 kHz RF PLL loop bandwidth
3800 MHz LO			0.7		%	300 kHz RF PLL loop bandwidth
5900 MHz LO			1.1		%	300 kHz RF PLL loop bandwidth
Output Impedance	Z _{OUT}		50		Ω	Differential (see Figure 268)
OBSERVATION RECEIVER	ORx					
Center Frequency		75		6000	MHz	ADRV9008-2
Gain Range			30		dB	Third-order input intermodulation intercept point (IIP3) improves decibel for decibel for the first 18 dB of gain attenuation, QEC performance optimized for 0 dB to 6 dB of attenuation only
Analog Gain Step			0.5		dB	For attenuator steps from 0 dB to 6 dB
Peak-to-Peak Gain Deviation			1		dB	450 MHz bandwidth, compensated by programmable FIR filter
Gain Slope			±0.1		dB	Any 20 MHz bandwidth span, compensated by programmable FIR filter
Deviation from Linear Phase			1		Degrees	450 MHz RF bandwidth
Receiver Bandwidth				450	MHz	
Receiver Alias Band Rejection		60			dB	Due to digital filters
Maximum Useable Input Level	P _{HIGH}					0 dB attenuation, increases decibel for decibel with attenuation, continuous wave corresponds to -1 dBFS at ADC
			-11		dBm	75 MHz < f ≤ 3000 MHz
			-9.5		dBm	3000 MHz < f ≤ 4800 MHz
			-8		dBm	4800 MHz < f ≤ 6000 MHz
Integrated Noise			-58.5		dBFS	450 MHz integration bandwidth
			-57.5		dBFS	491.52 MHz integration bandwidth
Second-Order Input Intermodulation Intercept Point	IIP2		62		dBm	Maximum observation receiver gain, P _{HIGH} - 14 dB per tone (see the Terminology section), 75 MHz < f ≤ 600 MHz
			62		dBm	Maximum observation gain, P _{HIGH} - 8 dB per tone (see the Terminology section), 600 MHz < f ≤ 3000 MHz

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Third-Order Input Intermodulation Intercept Point Narrow Band	IIP3		11		dBm	300 MHz < f ≤ 600 MHz, test condition: (P _{HIGH} - 14) dB per tone
			12		dBm	IM3 product < 130 MHz at baseband, test condition: (P _{HIGH} - 8) dB per tone
			12		dBm	600 MHz < f ≤ 3000 MHz
			11		dBm	3000 MHz < f ≤ 4800 MHz
Wide Band					dBm	4800 MHz < f ≤ 6000 MHz
			7		dBm	600 MHz < f ≤ 3000 MHz
			7		dBm	3000 MHz < f ≤ 4800 MHz
Third-Order Intermodulation Product	IM3		6		dBm	4800 MHz < f ≤ 6000 MHz
				-70	dBc	IM3 product < 130 MHz at baseband, two tones, each at (P _{HIGH} - 12) dB
				-67	dBc	600 MHz < f ≤ 3000 MHz
Fifth-Order Intermodulation Product (1800 MHz)	IM5			-62	dBc	3000 MHz < f ≤ 4800 MHz
				-80	dBc	4800 MHz < f ≤ 6000 MHz
Seventh-Order Intermodulation Product (1800 MHz)	IM7			-80	dBc	IM5 product < 50 MHz at baseband, two tones, each at (P _{HIGH} - 14) dB
Spurious-Free Dynamic Range	SFDR		70		dB	IM7 product < 50 MHz at baseband, two tones, each at (P _{HIGH} - 14) dB
Harmonic Distortion Second-Order Harmonic Distortion Product	HD2			-80	dBc	Non IMx related spurs, does not include HDx, (P _{HIGH} - 11) dB input signal (P _{HIGH} - 11) dB input signal
				-80	dBc	In band HD falls within ±25 MHz
Third-Order Harmonic Distortion Product	HD3			-70	dBc	Out of band HD falls within ±50 MHz
				-60	dBc	In band HD falls within ±25 MHz
Image Rejection Within Large Signal Bandwidth			65		dB	Out of band HD falls within ±50 MHz
			55		dB	QEC active
Input Impedance Isolation Transmitter 1 (Tx1) to Observation Receiver 1 (ORx1) and Transmitter 2 (Tx2) to Observation Receiver 2 (ORx2)			100		Ω	Differential (see Figure 269)
			65		dB	600 MHz < f ≤ 5300 MHz
Tx1 to ORx2 and Tx2 to ORx 1			55		dB	5300 MHz < f ≤ 6000 MHz
			65		dB	600 MHz < f ≤ 5300 MHz
			55		dB	5300 MHz < f ≤ 6000 MHz

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
LO SYNTHESIZER						
LO Frequency Step			2.3		Hz	1.5 GHz to 2.8 GHz, 76.8 MHz phase frequency detector (PFD) frequency
LO Spur			-85		dBc	Excludes integer boundary spurs
Integrated Phase Noise						2 kHz to 18 MHz
1900 MHz LO			0.2		°rms	Narrow PLL loop bandwidth (50 kHz)
3800 MHz LO			0.36		°rms	Wide PLL loop bandwidth (300 kHz)
5900 MHz LO			0.54		°rms	Wide PLL loop bandwidth (300 kHz)
Spot Phase Noise						
1900 MHz LO						Narrow PLL loop bandwidth
100 kHz Offset			-100		dBc/Hz	
200 kHz Offset			-115		dBc/Hz	
400 kHz Offset			-120		dBc/Hz	
600 kHz Offset			-129		dBc/Hz	
800 kHz Offset			-132		dBc/Hz	
1.2 MHz Offset			-135		dBc/Hz	
1.8 MHz Offset			-140		dBc/Hz	
6 MHz Offset			-150		dBc/Hz	
10 MHz Offset			-153		dBc/Hz	
3800 MHz LO						Wide PLL loop bandwidth
100 kHz Offset			-104		dBc/Hz	
1.2 MHz Offset			-125		dBc/Hz	
10 MHz Offset			-145		dBc/Hz	
5900 MHz LO						Wide PLL loop bandwidth
100 kHz Offset			-99		dBc/Hz	
1.2 MHz Offset			-119.7		dBc/Hz	
10 MHz Offset			-135.4		dBc/Hz	
LO PHASE SYNCHRONIZATION						
Phase Deviation			1.6		ps/°C	Change in LO delay per temperature change
EXTERNAL LO INPUT						
Input Frequency	f_{EXTLO}	150		8000	MHz	Input frequency must be 2× the desired LO frequency
Input Signal Power		0		12	dBm	50 Ω matching at the source
			3		dBm	$f_{EXTLO} \leq 2$ GHz, add 0.5 dBm/GHz above 2 GHz
			6		dBm	$f_{EXTLO} = 8$ GHz
External LO Input Signal Differential						To ensure adequate QEC
Phase Error				3.6	ps	
Amplitude Error				1	dB	
Duty Cycle Error				2	%	
Even-Order Harmonics				-50	dBc	
CLOCK SYNTHESIZER						
Integrated Phase Noise						1 kHz to 100 MHz
1966.08 MHz LO			0.4		°rms	PLL optimized for close in phase noise
Spot Phase Noise						
1966.08 MHz						
100 kHz Offset			-109		dBc/Hz	
1 MHz Offset			-129		dBc/Hz	
10 MHz Offset			-149		dBc/Hz	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE CLOCK (REF_CLK_IN) Frequency Range Signal Level		10 0.3		1000 2.0	MHz V p-p	AC-coupled, common-mode voltage (V_{CM}) = 618 mV, for best spurious performance, use <1 V p-p input clock
AUXILIARY CONVERTERS ADC Resolution Input Voltage Minimum Maximum DAC Resolution Output Voltage Minimum Maximum Output Drive Capability			12 0.05 VDDA_ 3P3 – 0.05 10 0.7 VDDA_ 3P3 – 0.3 10		Bits V V Bits V V mA	 Includes four offset levels 1 V V_{REF} 2.5 V V_{REF}
DIGITAL SPECIFICATIONS (CMOS)—SPI, GPIO_x, TXx_ENABLE, ORRx_ENABLE Logic Inputs Input Voltage High Level Low Level Input Current High Level Low Level Logic Outputs Output Voltage High Level Low Level Drive Capability		VDD_ INTERFACE × 0.8 0 –10 –10 VDD_ INTERFACE × 0.8 3		VDD_ INTERFAC E VDD_ INTERFAC E × 0.2 +10 +10 VDD_ INTERFAC E × 0.2	V V μA μA V V mA	
DIGITAL SPECIFICATIONS (CMOS)—GPIO_3P3_x Logic Inputs Input Voltage High Level Low Level Input Current High Level Low Level		VDDA_3P3 × 0.8 0 –10 –10		VDDA_3P 3 VDDA_ 3P3 × 0.2 +10 +10	V V μA μA	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Logic Outputs						
Output Voltage						
High Level		VDDA_ 3P3 × 0.8			V	
Low Level				VDDA_ 3P3 × 0.2	V	
Drive Capability			4		mA	
DIGITAL SPECIFICATIONS (LVDS)						
Logic Inputs (SYSREF_IN±, SYNCINx±)						
Input Voltage Range		825		1675	mV	Each differential input in the pair
Input Differential Voltage Threshold		-100		+100	mV	
Receiver Differential Input Impedance			100		Ω	Internal termination enabled
Logic Outputs (SYNCOUTx±)						
Output Voltage						
High				1375	mV	Programmable in 75 mV steps
Low		1025			mV	
Output Differential Voltage			225		mV	
Output Offset Voltage			1200		mV	
SPI TIMING						
SCLK Period	t _{CP}	20			ns	
SCLK Pulse Width	t _{MP}	10			ns	
CS Setup to First SCLK Rising Edge	t _{SC}	3			ns	
Last SCLK Falling Edge to CS Hold	t _{HC}	0			ns	
SDIO Data Input Setup to SCLK	t _S	2			ns	
SDIO Data Input Hold to SCLK	t _H	0			ns	
SCLK Rising Edge to Output Data Delay (3-Wire or 4-Wire Mode)	t _{CO}	3		8	ns	
Bus Turnaround Time, Read After Bits per Pixel (BBP) Drives Last Address Bit	t _{HZM}	t _H		t _{CO}	ns	
Bus Turnaround Time, Read After ADRV9008-2 Drives Last Data Bit	t _{HZS}	0		t _{CO}	ns	
JESD204B DATA OUTPUT TIMING						
Unit Interval	UI	81.38		320	ps	AC-coupled
Data Rate per Channel (NRZ)		3125		12288	Mbps	
Rise Time	t _R	24	39.5		ps	20% to 80% in 100 Ω load
Fall Time	t _F	24	39.4		ps	
Output Common-Mode Voltage	V _{CM}	0		1.8	V	AC-coupled
Differential Output Voltage	V _{DIFF}	360	600	770	mV	
Short-Circuit Current	I _{DSHORT}	-100		+100	mA	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Differential Termination Impedance		80	94.2	120	Ω	Bit error rate (BER) = 10^{-15} See Figure 2 See Figure 2 REF_CLK_IN = 245.76 MHz Observation receiver bandwidth = 450 MHz, IQ rate = 491.52 MHz, lane rate = 9830.4 MHz, number of converters (M) = 4, number of lanes (L) = 2, converter resolution (N) = 16, number of samples per converter (S) = 1 Receiver bandwidth = 200 MHz, IQ rate = 245.76 MHz, lane rate = 9830.4 MHz, M = 2, L = 2, N = 16, S = 1
Total Jitter			15.13		ps	
Uncorrelated Bounded High Probability Jitter	UBHPJ		0.56		ps	
Duty Cycle Distortion	DCD		0.369		ps	
SYSREF_IN \pm Setup Time to REF_CLK_IN_x		2.5			ns	
SYSREF_IN \pm Hold Time to REF_CLK_IN_x		-1.5			ns	
Latency	T _{LAT_FRM}		116.5		Clock cycles	
			237.02		ns	
			89.4		Clock cycles	
			364.18		ns	
JESD204B DATA INPUT TIMING						AC-coupled
Unit Interval	UI	81.38		320	ps	Device clock = 245.76 MHz, transmitter bandwidth = 200 MHz, IQ rate = 491.52 MHz, lane rate = 9830.4 MHz, M = 2, L = 2, N = 16, S = 1
Data Rate per Channel (NRZ)		3125		12288	Mbps	
Differential Voltage	V _{DIFF}	125		750	mV	
V _{TT} Source Impedance	Z _{TT}		8.9	30	Ω	
Differential Impedance	Z _{RDIFF}	80	105.1	120		
Termination Voltage	V _{TT}					
AC-Coupled Latency	t _{LAT_DEFRM}	1.267		1.33	V	
			74.45		Clock cycles	
			153.5		ns	

¹ VDDA1P3 refers to all analog 1.3 V supplies, including: VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX_TX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_SER, VDDA1P3_CLOCK_SYNTH, VDDA1P3_CLOCK_VCO_LDO, VDDA1P3_AUX_SYNTH, and VDDA1P3_AUX_VCO_LDO.

CURRENT AND POWER CONSUMPTION SPECIFICATIONS

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CHARACTERISTICS					
VDDA1P3 ¹ Analog Supply	1.267	1.3	1.33	V	CMOS and LVDS supply, 1.8 V to 2.5 V nominal range
VDDD1P3_DIG Supply	1.267	1.3	1.33	V	
VDDA1P8_TX Supply	1.71	1.8	1.89	V	
VDDA1P8_BB Supply	1.71	1.8	1.89	V	
VDD_INTERFACE Supply	1.71	1.8	2.625	V	
VDDA_3P3 Supply	3.135	3.3	3.465	V	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
POSITIVE SUPPLY CURRENT					LO at 2600 MHz
450 MHz Transmitter Bandwidth, Observation Receiver Disabled					Two transmitters enabled
VDDA1P3 ¹ Analog Supply		1978		mA	
VDDD1P3_DIG Supply		611		mA	Transmitter QEC active
VDDA1P8_TX Supply		455		mA	Transmitter RF attenuation = 0 dB, full scale CW
		135		mA	Transmitter RF attenuation = 15 dB, full scale continuous wave
VDD_INTERFACE Supply		8		mA	VDD_INTERFACE = 2.5V
VDDA1P8_BB Supply		68		mA	
VDDA_3P3 Supply		3		mA	No AUXDAC_x or AUXADC_x enabled; if enabled, AUXADC_x adds 2.7 mA and each AUXDAC_x adds 1.5 mA
Total Power Dissipation		4.34		W	Typical supply voltages, 0 dB transmitter attenuation, transmitter QEC active
		3.76		W	Typical supply voltages, 15 dB transmitter attenuation, transmitter QEC active
450 MHz Transmitter Bandwidth, Observation Receiver Enabled					Two transmitters enabled
VDDA1P3 ¹ Analog Supply		2059		mA	
VDDD1P3_DIG Supply		1501		mA	Transmitter QEC tracking active, observation receiver QEC enabled
VDDA1P8_TX Supply		455		mA	Transmitter RF attenuation = 0 dB, full scale continuous wave
		135		mA	Transmitter RF attenuation = 15 dB, full scale continuous wave
VDD_INTERFACE Supply		8		mA	VDD_INTERFACE = 2.5 V
VDDA1P8_BB Supply		63		mA	
VDDA_3P3 Power Supply		3		mA	No AUXDAC_x or AUXADC_x enabled, if enabled, AUXADC_x adds 2.7 mA and each AUXDAC_x adds 1.5 mA
Total Power Dissipation		5.59		W	Typical supply voltages, 0 dB transmitter attenuation, transmitter QEC active
		5.01		W	Typical supply voltages, 15 dB transmitter attenuation, transmitter QEC active

¹ VDDA1P3 refers to all analog 1.3 V supplies, including: VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX_TX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_CLOCK, VDDA1P3_TX_LO_BUFFER, and VDDA1P3_CLOCK_SYNTH.

TIMING DIAGRAMS




Figure 2. SYSREF_IN± Setup and Hold Timing




Figure 3. SYSREF_IN± Setup and Hold Timing Examples, Relative to Device Clock




Figure 4. Transmitter Attenuation Update via SPI-2 Port

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VDDA1P3 ¹ to VSSA	-0.3 V to +1.4 V
VDDD1P3_DIG to VSSD	-0.3 V to +1.4 V
VDD_INTERFACE to VSSA	-0.3 V to +3.0 V
VDDA_3P3 to VSSA	-0.3 V to +3.9 V
VDDA1P8_TX to VSSA	-0.3 V to +2.0 V
VDD_INTERFACE Logic Inputs and Outputs to VSSD	-0.3 V to VDD_INTERFACE + 0.3 V
JESD204B Logic Outputs to VSSA	-0.3 V to VDDA1P3_SER
JESD204B Logic Inputs to VSSA	-0.3 V to VDDA1P3_DES +0.3 V
Input Current to any Pin Except Supplies	±10 mA
Reflow Profile	260°C
Maximum Input Power into RF Port	23 dBm (peak)
Maximum Transmitter Voltage Standing Wave Ratio (VSWR)	3:1
Maximum Junction Temperature	110°C
Storage Temperature Range	-65°C to +150°C

¹ VDDA1P3 refers to all analog 1.3 V supplies, including: VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX_TX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_CLOCK, VDDA1P3_TX_LO_BUFFER, and VDDA1P3_CLOCK_SYNTH.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

REFLOW PROFILE

The ADRV9008-2 reflow profile is in accordance with the JEDEC JESD204B criteria for Pb-free devices. The maximum reflow temperature is 260°C.

THERMAL MANAGEMENT

The ADRV9008-2 is a high power device that can dissipate over 3 W depending on the user application and configuration. Because of the power dissipation, the ADRV9008-2 uses an

exposed die package to provide the customer with the most effective method of controlling the die temperature. The exposed die allows cooling of the die directly. Figure 5 shows the profile view of the device mounted to a user printed circuit board (PCB) and a heat sink (typically the aluminum case) to keep the junction (exposed die) below the maximum junction temperature shown in Table 3. The device is designed for a lifetime of 10 years when operating at the maximum junction temperature.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction-to-case thermal resistance.

Thermal resistance data for the ADRV9008-2 mounted on both a JEDEC 2S2P test board and a 10-layer Analog Devices, Inc., evaluation board are listed in Table 4. Do not exceed the absolute maximum junction temperature rating in Table 3. 10-layer PCB entries refer to the 10-layer Analog Devices, Inc. evaluation board, which more accurately reflects the PCB used in customer applications.

Table 4. Thermal Resistance^{1,2}

Package Type	θ_{JA}	θ_{JC_TOP}	θ_{JB}	Ψ_{JT}	Ψ_{JB}	Unit
BC-196-13	21.1	0.04	4.9	0.3	4.9	°C/W

¹ For the θ_{JC} test, 100 μ m thermal interface material (TIM) is used. TIM is assumed to have 3.6 thermal conductivity watts/(meter \times Kelvin).

² Using enhanced heat removal techniques such as PCB, heat sink, airflow, and so on, improves the thermal resistance values.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.




Figure 5. Typical Thermal Management Solution

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	VSSA	ORX2_IN+	ORX2_IN-	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	ORX1_IN+	ORX1_IN-	VSSA
B	VDDA1P3_RX_RF	VSSA	VSSA	VSSA	VSSA	VSSA	RF_EXT_LO_I/O-	RF_EXT_LO_I/O+	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA
C	GPIO_3p3_0	GPIO_3p3_3	VDDA1P3_RX_TX	VSSA	VDDA1P3_RF_VCO_LDO	VDDA1P3_RF_VCO_LDO	VDDA1P1_RF_VCO	VDDA1P3_RF_LO	VSSA	VDDA1P3_AUX_VCO_LDO	VSSA	VDDA_3P3	GPIO_3p3_9	RBIAS
D	GPIO_3p3_1	GPIO_3p3_4	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VDDA1P1_AUX_VCO	VSSA	VSSA	GPIO_3p3_8	GPIO_3p3_10
E	GPIO_3p3_2	GPIO_3p3_5	GPIO_3p3_6	VDDA1P8_BB	VDDA1P3_BB	VSSA	REF_CLK_IN+	REF_CLK_IN-	VSSA	AUX_SYNTH_OUT	AUXADC_3	VDDA1P8_TX	GPIO_3p3_7	GPIO_3p3_11
F	VSSA	VSSA	AUXADC_0	AUXADC_1	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	AUXADC_2	VSSA	VSSA	VSSA
G	VSSA	VSSA	VSSA	VSSA	VDDA1P3_CLOCK_SYNTH	VSSA	VDDA1P3_RF_SYNTH	VDDA1P3_AUX_SYNTH	RF_SYNTH_VTUNE	VSSA	VSSA	VSSA	VSSA	VSSA
H	TX2_OUT-	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	GPIO_12	GPIO_11	VSSA	TX1_OUT+
J	TX2_OUT+	VSSA	GPIO_18	RESETB	GP_INTERRUPT	TEST	GPIO_2	GPIO_1	SDIO	SDO	GPIO_13	GPIO_10	VSSA	TX1_OUT-
K	VSSA	VSSA	SYSREF_IN+	SYSREF_IN-	GPIO_5	GPIO_4	GPIO_3	GPIO_0	SCLK	CSB	GPIO_14	GPIO_9	VSSA	VSSA
L	VSSA	VSSA	SYNCINB1-	SYNCINB1+	GPIO_6	GPIO_7	VSSD	VDDD1P3_DIG	VDDD1P3_DIG	VSSD	GPIO_15	GPIO_8	SYNCOUTB1-	SYNCOUTB1+
M	VDDA1P1_CLOCK_VCO	VSSA	SYNCINB0-	SYNCINB0+	ORX1_ENABLE	TX1_ENABLE	ORX2_ENABLE	TX2_ENABLE	VSSA	GPIO_17	GPIO_16	VDD_INTERFACE	SYNCOUTB0-	SYNCOUTB0+
N	VDDA1P3_CLOCK_VCO_LDO	VSSA	SERDOUT3-	SERDOUT3+	SERDOUT2-	SERDOUT2+	VSSA	VDDA1P3_SER	VDDA1P3_DES	SERDIN1-	SERDIN1+	SERDIN0-	SERDIN0+	VSSA
P	AUX_SYNTH_VTUNE	VSSA	VSSA	SERDOUT1-	SERDOUT1+	SERDOUT0-	SERDOUT0+	VDDA1P3_SER	VDDA1P3_DES	VSSA	SERDIN3-	SERDIN3+	SERDIN2-	SERDIN2+

Figure 6. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Type	Mnemonic	Description
A1, A4 to A11, A14, B2 to B6, B9 to B14, C4, C9, C11, D3 to D9, D11, D12, E6, E9, F1, F2, F5 to F10, F12 to F14, G1 to G4, G6, G10 to G14, H2 to H10, H13, J2, J13, K1, K2, K13, K14, L1, L2, M2, M9, N2, N7, N14, P2, P3, P10	Input	VSSA	Analog Supply Voltage (V _{SS}).
A12	Input	ORX1_IN+	Differential Input for Observation Receiver 1. When this pin is unused, connect to GND.
A13	Input	ORX1_IN-	Differential Input for Observation Receiver 1. When this pin is unused, connect to GND.
A2	Input	ORX2_IN+	Differential Input for Observation Receiver 2. When this pin is unused, connect to GND.
A3	Input	ORX2_IN-	Differential Input for Observation Receiver 2. When this pin is unused, connect to GND.
B1	Input	VDDA1P3_RX_RF	Observation Receiver Supply.
B8	Input	RF_EXT_LO_I/O+	Differential External LO Input/Output. If this pin is used for the external LO, the input frequency must be 2x desired carrier frequency. When this pin is unused, do not connect.
B7	Input	RF_EXT_LO_I/O-	Differential External LO Input/Output. If this pin is used for the external LO, the input frequency must be 2x desired carrier

Pin No.	Type	Mnemonic	Description
C1	Input/output	GPIO_3p3_0	frequency. When this pin is unused, do not connect. General-Purpose Inputs and Outputs (GPIO) Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_4. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
C2	Input/output	GPIO_3p3_3	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
C13	Input/output	GPIO_3p3_9	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_9. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
D1	Input/output	GPIO_3p3_1	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_5. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
D2	Input/output	GPIO_3p3_4	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_6. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
D13	Input/output	GPIO_3p3_8	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_1. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
D14	Input/output	GPIO_3p3_10	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_0. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
E1	Input/output	GPIO_3p3_2	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
E2	Input/output	GPIO_3p3_5	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_7. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
E3	Input/output	GPIO_3p3_6	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_8. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.

Pin No.	Type	Mnemonic	Description
E13	Input/output	GPIO_3p3_7	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_2. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
E14	Input/output	GPIO_3p3_11	General-Purpose Inputs and Outputs Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_3. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or this pin can be left floating, programmed as outputs, and driven low.
C10	Input	VDDA1P3_AUX_VCO_LDO	1.3 V Supply.
C12	Input	VDDA_3P3	General-Purpose Output Pull-Up Voltage and Auxiliary DAC Supply Voltage.
C14	Input/output	RBIAS	Bias Resistor. Tie this pin to ground using a 14.3 kΩ resistor. This pin generates an internal current based on an external 1% resistor.
C3	Input	VDDA1P3_RX_TX	1.3 V supply for transmitter/receiver baseband circuits. TIA/TX GM/BB FILTERS/AUXDACs.
C5, C6	Input	VDDA1P3_RF_VCO_LDO	RF VCO LDO Supply Inputs. Connect Pin C5 and Pin C6. Then separate trace to common supply point.
C7	Input	VDDA1P1_RF_VCO	1.1 V VCO Supply. Decouple this pin with a 1 μF capacitor.
C8	Input	VDDA1P3_RF_LO	1.3 V LO Generator for RF Synthesizer. This pin is sensitive to supply noise.
D10	Input	VDDA1P1_AUX_VCO	1.1 V VCO Supply. Decouple this pin with 1 μF capacitor.
E10	Output	AUX_SYNTH_OUT	AUX PLL Output. When this pin is unused, do not connect.
E12	Input	VDDA1P8_TX	1.8 V Supply for transmitter.
E4	Input	VDDA1P8_BB	1.8 V Supply for ADC and DAC.
E5	Input	VDDA1P3_BB	1.3 V Supply for ADC, DAC, and AUXADC.
E7	Input	REF_CLK_IN+	Device Clock Differential Input.
E8	Input	REF_CLK_IN-	Device Clock Differential Input Negative.
F3, F4, F11, E11	Input	AUXADC_0 through AUXADC_3	Auxiliary ADC Input. When this pin is unused, connect to GND with a pull down resistor or directly to GND.
G5	Input	VDDA1P3_CLOCK_SYNTH	1.3 V Supply Input for Clock Synthesizer. Use a separate trace on the PCB back to a common supply point.
G7	Input	VDDA1P3_RF_SYNTH	1.3 V RF Synthesizer Supply Input. This pin is very sensitive to aggressors.
G8	Input	VDDA1P3_AUX_SYNTH	1.3 V AUX Synthesizer Supply Input.
G9	Output	RF_SYNTH_VTUNE	RF Synthesizer PLL Output Voltage Level (VTUNE) Output.
H11	Input/output	GPIO_12	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
H12	Input/output	GPIO_11	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
J11	Input/output	GPIO_13	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.

Pin No.	Type	Mnemonic	Description
J12	Input/output	GPIO_10	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
J3	Input/output	GPIO_18	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TCLK. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
J7	Input/output	GPIO_2	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 0. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
J8	Input/output	GPIO_1	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 0. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
K5	Input/output	GPIO_5	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TDO. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
K6	Input/output	GPIO_4	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is $\overline{\text{TRST}}$. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
K7	Input/output	GPIO_3	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 1. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
K8	Input/output	GPIO_0	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 1. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
K11	Input/output	GPIO_14	Digital GPIO, 1.8 V– 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
K12	Input/output	GPIO_9	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
L5	Input/output	GPIO_6	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TDI. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
L6	Input/output	GPIO_7	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TMS. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.

Pin No.	Type	Mnemonic	Description
L11	Input/output	GPIO_15	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
L12	Input/output	GPIO_8	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
M10	Input/output	GPIO_17	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
M11	Input/output	GPIO_16	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, control the voltage on the pin. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration) or the pin can be left floating, programmed as outputs and driven low.
H14	Output	TX1_OUT+	Transmitter 1 Positive Output. When unused, do not connect this pin.
J14	Output	TX1_OUT-	Transmitter 1 Negative Output. When unused, do not connect this pin.
J1	Output	TX2_OUT+	Transmitter 2 Positive Output. When unused, do not connect this pin.
H1	Output	TX2_OUT-	Transmitter 2 Negative Output. When unused, do not connect this pin.
J10	Output	SDO	Serial Data Output. In SPI 3-wire mode, do not connect this pin.
J4	Input	RESET	Active Low Chip Reset.
J5	Output	GP_INTERRUPT	General-Purpose Digital Interrupt Output Signal. When unused, do not connect this pin.
J6	Input	TEST	Pin Used for JTAG Boundary Scan. When unused, connect this pin to GND.
J9	Input/output	SDIO	Serial Data Input in 4-Wire Mode or Input/Output in 3-Wire Mode.
K10	Input	CSB	Serial Data Bus Chip Select, Active Low.
K3	Input	SYSREF_IN+	LVDS Input.
K4	Input	SYSREF_IN-	LVDS Input.
K9	Input	SCLK	Serial Data Bus Clock.
L14	Output	SYNCOUT1+	LVDS Output. When unused, do not connect this pin.
L13	Output	SYNCOUT1-	LVDS Output. When unused, do not connect this pin.
L4	Input	SYNCIN1+	LVDS Input. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
L3	Input	SYNCIN1-	LVDS Input. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
L7, L10	Input	VSSD	Digital Supply.
L8, L9	Input	VDDD1P3_DIG	1.3 V Digital Core. Connect L8 and L9 separate trace to common supply point.
M1	Input	VDDA1P1_CLOCK_VCO	1.1 V VCO supply, decouple with 1 μ F.
M12	Input	VDD_INTERFACE	Input/Output Interface Supply, 1.8 V to 2.5 V.
M14	Output	SYNCOUT0+	JESD204B Transmitter Channel Data Link LVDS Output. This pin forms the sync signal associated with transmitter channel data on the JESD204B interface. When unused, do not connect this pin.
M13	Output	SYNCOUT0-	JESD204B Transmitter Channel Data Link LVDS Output. This pin forms the sync signal associated with transmitter channel data on the JESD204B interface. When unused, do not connect this pin.

Pin No.	Type	Mnemonic	Description
M4	Input	SYNCIN0+	JESD204B Receiver Channel 1 Data Link LVDS Input. This pin forms the sync signal associated with receiver channel data on the JESD204B interface. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
M3	Input	SYNCIN0-	JESD204B Receiver Channel 1 Data Link LVDS Input. This pin forms the sync signal associated with receiver channel data on the JESD204B interface. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
M5	Input	ORX1_ENABLE	Observation Receiver 1 Enable Pin. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
M6	Input	TX1_ENABLE	Transmitter 1 Enable Pin. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
M7	Input	ORX2_ENABLE	Observation Receiver 2 Enable Pin. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
M8	Input	TX2_ENABLE	Transmitter 2 Enable Pin. When unused, connect this pin to GND with a pull-down resistor or directly to GND.
N1	Input	VDDA1P3_CLOCK_VCO_LDO	1.3 V Separate Trace to Common Supply Point.
N4	Output	SERDOUT3+	RF Current Mode Logic (CML) Differential Output 3. When unused, do not connect this pin.
N3	Output	SERDOUT3-	RF CML Differential Output 3. When unused, do not connect this pin.
N6	Output	SERDOUT2+	RF CML Differential Output 2. When unused, do not connect this pin.
N5	Output	SERDOUT2-	RF CML Differential Output 2. When unused, do not connect this pin.
N11	Input	SERDIN1+	RF CML Differential Input 1. When unused, do not connect this pin.
N10	Input	SERDIN1-	RF CML Differential Input 1. When unused, do not connect this pin.
N13	Input	SERDIN0+	RF CML Differential Input 0. When unused, do not connect this pin.
N12	Input	SERDIN0-	RF CML Differential Input 0. When unused, do not connect this pin.
N8, P8	Input	VDDA1P3_SER	1.3 V Supply for JESD204B Serializer.
N9, P9	Input	VDDA1P3_DES	1.3 V Supply for JESD204B Deserializer.
P1	Output	AUX_SYNTN_VTUNE	Auxiliary Synthesizer VTUNE Output.
P5	Output	SERDOUT1+	RF CML Differential Output 1. When unused, do not connect this pin.
P4	Output	SERDOUT1-	RF CML Differential Output 1. When unused, do not connect this pin.
P7	Output	SERDOUT0+	RF CML Differential Output 0. When unused, do not connect this pin.
P6	Output	SERDOUT0-	RF CML Differential Output 0. When unused, do not connect this pin.
P12	Input	SERDIN3+	RF CML Differential Input 3. When unused, do not connect this pin.
P11	Input	SERDIN3-	RF CML Differential Input 3. When unused, do not connect this pin.
P14	Input	SERDIN2+	RF CML Differential Input 2. When unused, do not connect this pin.
P13	Input	SERDIN2-	RF CML Differential Input 2. When unused, do not connect this pin.

TYPICAL PERFORMANCE CHARACTERISTICS

The temperature settings refer to the die temperature

75 MHz TO 525 MHz BAND




Figure 7. Transmitter Continuous Wave Output Power vs. Transmitter LO Frequency, Transmitter QEC and External LO Leakage Active, Transmitter 50 MHz/100 MHz Bandwidth Mode, IQ Rate = 122.88 MHz, Attenuation = 0 dB, Not De-Embedded




Figure 9. Transmitter Image Rejection Across Large Signal Bandwidth vs. Baseband Offset Frequency and Transmitter Attenuation, QEC Trained with Three Tones Placed at 10 MHz, 48 MHz, and 100 MHz (Tracking On), Total Combined Power = -10 dBFS, Correction Then Frozen (Tracking Turned Off), Continuous Wave Tone Swept Across Large Signal Bandwidth, LO = 300 MHz




Figure 8. Transmitter Image Rejection Across Large Signal Bandwidth vs. Baseband Offset Frequency and Transmitter Attenuation, QEC Trained with Three Tones Placed at 10 MHz, 48 MHz, and 100 MHz (Tracking On), Total Combined Power = -10 dBFS. Correction Then Frozen (Tracking Turned Off), Continuous Wave Tone Swept Across Large Signal Bandwidth, LO = 75 MHz




Figure 10. Transmitter Image Rejection Across Large Signal Bandwidth vs. Baseband Offset Frequency and Transmitter Attenuation, QEC Trained with Three Tones Placed at 10 MHz, 48 MHz, and 100 MHz (Tracking On), Total Combined Power = -10 dBFS, Correction Then Frozen (Tracking Turned Off), Continuous Wave Tone Swept Across Large Signal Bandwidth, LO = 525 MHz




Figure 11. Transmitter Passband Flatness vs. Baseband Offset Frequency, Off Chip Match Response De-Embedded, LO = 300 MHz, Calibrated at 25°C




Figure 14. Transmitter Noise vs. Transmitter Attenuation Setting, 50 MHz Offset




Figure 12. Transmitter LO Leakage vs. Transmitter LO Frequency, Transmitter Attenuation = 0 dB, Baseband Tone Frequency = 10 MHz, Tracked




Figure 15. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuation Setting, LO = 75 MHz, LTE 20 MHz Peak to Average Ratio (PAR) = 12 dB, DAC Boost Normal, Upper Side and Lower Side, Performance Limited by Spectrum Analyzer at Higher Attenuation Settings




Figure 13. Transmitter to Transmitter Isolation vs. Transmitter LO Frequency, Temperature: 25°C




Figure 16. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuation Setting, LO = 300 MHz, LTE 20 MHz PAR = 12 dB, DAC Boost Normal, Upper Side and Lower Side, Performance Limited by Spectrum Analyzer at Higher Attenuation Settings




Figure 17. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuation Setting, LO = 525 MHz, LTE 20 MHz PAR = 12 dB, DAC Boost Normal, Upper Side and Lower Side, Performance Limited by Spectrum Analyzer at Higher Attenuation Settings




Figure 20. Transmitter OIP3 Right vs. Transmitter Attenuation Setting, LO = 525 MHz, Total RMS Power = -12 dBFS, 20 MHz/25 MHz Tones




Figure 18. Transmitter OIP3 Right vs. Transmitter Attenuation Setting, LO = 75 MHz, Total Root Mean Square (RMS) Power = -12 dBFS, 20 MHz/25 MHz Tones




Figure 21. Transmitter OIP3 Right vs. Baseband Tone Pair Swept Across Passband, LO = 75 MHz, Total RMS Power = -12 dBFS, 4 dB Transmitter Attenuation




Figure 19. Transmitter OIP3 Right vs. Transmitter Attenuation Setting, LO = 300 MHz, Total RMS Power = -12 dBFS, 20 MHz/25 MHz Tones




Figure 22. Transmitter OIP3 Right vs. Baseband Frequency Offset, LO = 300 MHz, Total RMS Power = -12 dBFS, 4 dB Transmitter Attenuation




Figure 23. Transmitter OIP3 Right vs. Baseband Frequency Offset, LO = 525 MHz, Total RMS Power = -12 dBFS, 4 dB Transmitter Attenuation




Figure 26. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency = 10 MHz, LO = 525 MHz, Continuous Wave = -15 dBFS




Figure 24. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency = 10 MHz, LO = 75 MHz, Continuous Wave = -15 dBFS




Figure 27. Transmitter HD3 vs. Transmitter Attenuator Setting, LO = 75 MHz, Continuous Wave = -15 dBFS, Baseband Frequency = 10 MHz




Figure 25. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency = 10 MHz, LO = 300 MHz, Continuous Wave = -15 dBFS




Figure 28. Transmitter HD3 vs. Transmitter Attenuator Setting, LO = 300 MHz, Continuous Wave = -15 dBFS, Baseband Frequency = 10 MHz




Figure 29. Transmitter HD3 vs. Transmitter Attenuator Setting, LO = 525 MHz, Continuous Wave = -15 dBFS, Baseband Frequency = 10 MHz




Figure 32. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, LO = 525 MHz, Continuous Wave = -15 dBFS




Figure 30. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, LO = 75 MHz, Continuous Wave = -15 dBFS




Figure 33. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, LO = 75 MHz, Baseband Frequency = 10 MHz, Backoff = 15 dBFS




Figure 31. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, LO = 300 MHz, Continuous Wave = -15 dBFS




Figure 34. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, LO = 300 MHz, Baseband Frequency = 10 MHz, Backoff = 15 dBFS