imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



ANALOG DEVICES

SHARC Processor

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

SUMMARY

- High performance signal processor for communications, graphics and imaging applications
- **Super Harvard Architecture**
 - 4 independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
- 32-bit IEEE floating-point computation units—multiplier, ALU, and shifter
- Dual-ported on-chip SRAM and integrated I/O peripherals—a complete system-on-a-chip

Integrated multiprocessing features

240-lead thermally enhanced MQFP_PQ4 package, 225-ball plastic ball grid array (PBGA), 240-lead hermetic CQFP package

RoHS compliant packages

KEY FEATURES—PROCESSOR CORE

- 40 MIPS, 25 ns instruction rate, single-cycle instruction execution
- 120 MFLOPS peak, 80 MFLOPS sustained performance
- Dual data address generators with modulo and bit-reverse addressing)
- Efficient program sequencing with zero-overhead looping: Single-cycle loop setup
- IEEE JTAG Standard 1149.1 Test Access Port and on-chip emulation
- 32-bit single-precision and 40-bit extended-precision IEEE floating-point data formats or 32-bit fixed-point data format




Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. H

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 ©2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

PARALLEL COMPUTATIONS

- Single-cycle multiply and ALU operations in parallel with dual memory read/writes and instruction fetch
- Multiply with add and subtract for accelerated FFT butterfly computation

UP TO 4M BIT ON-CHIP SRAM

Dual-ported for independent access by core processor and DMA

OFF-CHIP MEMORY INTERFACING

4 gigawords addressable

Programmable wait state generation, page-mode DRAM support

DMA CONTROLLER

- 10 DMA channels for transfers between ADSP-2106x internal memory and external memory, external peripherals, host processor, serial ports, or link ports
- Background DMA transfers at up to 40 MHz, in parallel with full-speed processor execution

Table 1. ADSP-2106x SHARC Processor Family Features

HOST PROCESSOR INTERFACE TO 16- AND 32-BIT MICROPROCESSORS

Host can directly read/write ADSP-2106x internal memory and IOP registers

MULTIPROCESSING

- Glueless connection for scalable DSP multiprocessing architecture
- Distributed on-chip bus arbitration for parallel bus connect of up to six ADSP-2106xs plus host
- Six link ports for point-to-point connectivity and array multiprocessing

240 MBps transfer rate over parallel bus

240 MBps transfer rate over link ports

SERIAL PORTS

- Two 40 Mbps synchronous serial ports with companding hardware
- Independent transmit and receive functions

Feature	ADSP-21060	ADSP-21062	ADSP-21060L	ADSP-21062L	ADSP-21060C	ADSP-21060LC
SRAM	4M bits	2M bits	4M bits	2M bits	4M bits	4M bits
Operating Voltage	5 V	5 V	3.3 V	3.3 V	5 V	3.3 V
Instruction Rate	33 MHz 40 MHz					
Package	MQFP_PQ4 PBGA	MQFP_PQ4 PBGA	MQFP_PQ4 PBGA	MQFP_PQ4 PBGA	CQFP	CQFP

CONTENTS

Summary	1
General Description	4
SHARC Family Core Architecture	4
Memory and I/O Interface Features	5
Development Tools	8
Additional Information	9
Related Signal Chains	9
Pin Function Descriptions	10
Target Board Connector for EZ-ICE Probe	13
ADSP-21060/ADSP-21062 Specifications	15
Operating Conditions (5 V)	15
Electrical Characteristics (5 V)	15
Internal Power Dissipation (5 V)	16
External Power Dissipation (5 V)	17
ADSP-21060L/ADSP-21062L Specifications	18
Operating Conditions (3.3 V)	18

REVISION HISTORY

3/13—Rev. G to Rev. H
Updated Development Tools8
Corrected the power dissipation equation from $P_{\text{TOTAL}} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$ to $P_{\text{TOTAL}} = P_{EXT} + (I_{DDIN2} \times 3.3 \text{ V})$ External Power Dissipation (3.3 V)

Electrical Characteristics (3.3 V) 18
Internal Power Dissipation (3.3 V) 19
External Power Dissipation (3.3 V) 20
Absolute Maximum Ratings 20
ESD Caution 21
Package Marking Information 21
Timing Specifications 21
Test Conditions 48
Environmental Conditions 51
225-Ball PBGA Ball Configuration 52
240-Lead MQFP_PQ4/CQFP Pin Configuration 54
Outline Dimensions 56
Surface-Mount Design 61
Ordering Guide

GENERAL DESCRIPTION

The ADSP-2106x SHARC[®]—Super Harvard Architecture Computer—is a 32-bit signal processing microcomputer that offers high levels of DSP performance. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 2 shows performance benchmarks for the ADSP-2106x.

The ADSP-2106x SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including up to 4M bit SRAM memory (see Table 1), a host processor interface, DMA controller, serial ports and link port, and parallel bus connectivity for glueless DSP multiprocessing.

Table 2. Benchmarks (at 40 MHz)

Benchmark Algorithm	Speed	Cycles
1024 Point Complex FFT (Radix 4, with reversal)	0.46 μs	18,221
FIR Filter (per tap)	25 ns	1
IIR Filter (per biquad)	100 ns	4
Divide (y/x)	150 ns	6
Inverse Square Root	225 ns	9
DMA Transfer Rate	240 Mbytes/s	

The ADSP-2106x continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features.

The block diagram on Page 1 illustrates the following architectural features:

- Computation units (ALU, multiplier and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core at every core processor cycle
- Interval timer
- On-chip SRAM
- External port for interfacing to off-chip memory and peripherals
- Host port and multiprocessor Interface
- DMA controller

- Serial ports and link ports
- JTAG Test Access Port




Figure 2. ADSP-2106x System Sample Configuration

SHARC FAMILY CORE ARCHITECTURE

The ADSP-2106x includes the following architectural features of the ADSP-21000 family core.

Independent, Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit singleprecision floating-point, extended precision 40-bit floatingpoint, and 32-bit fixed-point data formats.

Data Register File

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

Single-Cycle Fetch of Instruction and Two Operands

The ADSP-2106x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1 on Page 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

Instruction Cache

The ADSP-2106x includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

Data Address Generators with Hardware Circular Buffers

The ADSP-2106x's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-2106x contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance and simplifying implementation. Circular buffers can start and end at any memory location.

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-2106x can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

MEMORY AND I/O INTERFACE FEATURES

The ADSP-2106x processors add the following architectural features to the SHARC family core.

Dual-Ported On-Chip Memory

The ADSP-21062/ADSP-21062L contains two megabits of onchip SRAM, and the ADSP-21060/ADSP-21060L contains 4M bits of on-chip SRAM. The internal memory is organized as two equal sized blocks of 1M bit each for the ADSP-21062/ ADSP-21062L and two equal sized blocks of 2M bits each for the ADSP-21060/ADSP-21060L. Each can be configured for different combinations of code and data storage. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.

On the ADSP-21062/ADSP-21062L, the memory can be configured as a maximum of 64k words of 32-bit data, 128k words of 16-bit data, 40k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to two megabits. All of the memory can be accessed as 16-bit, 32-bit, or 48-bit words. On the ADSP-21060/ADSP-21060L, the memory can be configured as a maximum of 128k words of 32-bit data, 256k words of 16-bit data, 80k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to four megabits. All of the memory can be accessed as 16-bit, 32-bit or 48-bit words.

A 16-bit floating-point storage format is supported, which effectively doubles the amount of data that can be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-2106x's external port.

On-Chip Memory and Peripherals Interface

The ADSP-2106x's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword offchip address space is included in the ADSP-2106x's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus.

Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-2106x provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold and disable time requirements.

Host Processor Interface

The ADSP-2106x's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-2106x's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-2106x's external bus with the host bus request ($\overline{\text{HBR}}$), host bus grant ($\overline{\text{HBG}}$), and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-2106x, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.




Figure 3. Shared Memory Multiprocessing System

DMA Controller


The ADSP-2106x's on-chip DMA controller allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-2106x's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-2106x's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-2106x—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-2106xs, memory, or I/O transfers). Four additional link port DMA channels are shared with Serial Port 1 and the external port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA request/grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

Multiprocessing

The ADSP-2106x offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-2106x's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-2106xs and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240M bytes/s over the link ports or external port. Broadcast writes allow simultaneous transmission of data to all ADSP-2106xs and can be used to implement reflective semaphores.



NOTE: BANK SIZES ARE SELECTED BY

MSIZE BITS IN THE SYSCON REGISTER

Figure 4. Memory Map

Link Ports

The ADSP-2106x features six 4-bit link ports that provide additional I/O capabilities. The link ports can be clocked twice per cycle, allowing each to transfer eight bits of data per cycle. Linkport I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems.

The link ports can operate independently and simultaneously, with a maximum data throughput of 240M bytes/s. Link port data is packed into 32- or 48-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

Program Booting

The internal memory of the ADSP-2106x can be booted at system power-up from an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the BMS (boot memory select), EBOOT (EPROM Boot), and LBOOT (link/host boot) pins. 32-bit and 16-bit host processors can be used for booting. The processor also supports a no-boot mode in which instruction execution is sourced from the external memory.

DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore[®] Embedded Studio and/or VisualDSP++[®]), evaluation products, emulators, and a wide variety of software add-ins.

Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse[™] framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite[®] evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders[®], which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

EZ-KIT Lite Evaluation Kits

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

Board Support Packages for Evaluation Hardware

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- www.analog.com/ucusbd
- www.analog.com/lwip

Algorithmic Modules

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2106x architecture and functionality. For detailed information on the ADSP-21000 family core architecture and instruction set, refer to the *ADSP-2106x SHARC User's Manual*, Revision 2.1.

RELATED SIGNAL CHAINS

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website. The Application Signal Chains page in the Circuits from the LabTM site (http://www.analog.com/signalchains) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

PIN FUNCTION DESCRIPTIONS

The ADSP-2106x pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST). Unused inputs should be tied or pulled to VDD or GND, except for ADDR31–0, DATA47–0, FLAG3–0, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx, TCLKx, RCLKx, LxDAT3–0, LxCLK, LxACK, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

Pin Type Function ADDR31-0 I/O/T External Bus Address. The ADSP-2106x outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/write of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-2106x inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers. I/O/T External Bus Data. The ADSP-2106x inputs and outputs data and instructions on these pins. 32-bit single-DATA47-0 precision floating-point data and 32-bit fixed-point data is transferred over bits 47-16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47-8 of the bus. 16-bit short word data is transferred over bits 31–16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23–16. Pull-up resistors on unused DATA pins are not necessary. O/T MS3-0 Memory Select Lines. These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-2106x's system control register (SYSCON). The MS3–0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring, the MS3–0 lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. MSO can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the MS3-0 lines are output by the bus master. RD I/O/T Memory Read Strobe. This pin is asserted (low) when the ADSP-2106x reads from external memory devices or from the internal memory of other ADSP-2106xs. External devices (including other ADSP-2106xs) must assert RD to read from the ADSP-2106x's internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other ADSP-2106xs. WR I/O/T Memory Write Strobe. This pin is asserted (low) when the ADSP-2106x writes to external memory devices or to the internal memory of other ADSP-2106xs. External devices must assert \overline{WR} to write to the ADSP-2106x's internal memory. In a multiprocessing system, \overline{WR} is output by the bus master and is input by all other ADSP-2106xs. PAGE O/T DRAM Page Boundary. The ADSP-2106x asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-2106x's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master ADRCLK O/T Clock Output Reference. In a multiprocessing system, ADRCLK is output by the bus master. I/O/T SW Synchronous Write Select. This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-2106xs). The ADSP-2106x asserts SW (low) to provide an early indication of an impending write cycle, which can be aborted if \overline{WR} is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, SW is output by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory access is a read or write. SW is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-2106x(s).

 Table 3. Pin Descriptions

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when SBTS is asserted, or when the ADSP-2106x is a bus slave)

Table 3. Pin Descriptions (Continued)

Pin	Туре	Function
АСК	I/O/S	Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-2106x deasserts ACK as an output to add waitstates to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
<u>SBTS</u>	I/S	Suspend Bus Three-State. External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-2106x deadlock, or used with a DRAM controller.
IRQ2-0	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG3–0	I/O/A	Flag Pins. Each is configured via control bits as either an input or output. As an input, they can be tested as a condition. As an output, they can be used to signal external peripherals.
TIMEXP	0	Timer Expired. Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR	I/A	Host Bus Request. This pin must be asserted by a host processor to request control of the ADSP-2106x's external bus. When HBR is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert HBG. To relinquish the bus, the ADSP-2106x places the address, data, select and strobe lines in a high impedance state. HBR has priority over all ADSP-2106x bus requests BR6–1 in a multiprocessing system.
HBG	I/O	Host Bus Grant. Acknowledges a bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the ADSP-2106x until HBR is released. In a multiprocessing system HBG is output by the ADSP-2106x bus master and is monitored by all others.
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-2106x.
REDY	O (O/D)	Host Bus Acknowledge. The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ inputs are asserted.
DMAR2-1	I/A	DMA Request 1 (DMA Channel 7) and DMA Request 2 (DMA Channel 8).
DMAG2-1	O/T	DMA Grant 1 (DMA Channel 7) and DMA Grant 2 (DMA Channel 8).
BR6-1	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-2106xs to arbitrate for bus master-ship. Ar ADSP-2106x only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused BRx pins should be pulled high; the processor's own BRx line must not be pulled high or low because it is an output.
ID2-0	O (O/D)	Multiprocessing ID. Determines which multiprocessing bus request ($\overline{BR1} - \overline{BR6}$) is used by ADSP-2106x. ID = 001 corresponds to $\overline{BR1}$, ID = 010 corresponds to $\overline{BR2}$, etc. ID = 000 in single-processor systems. These lines are a system configuration selection that should be hardwired or changed at reset only.
RPBA	I/S	Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
CPA	I/O (O/D)	Core Priority Access. Asserting its \overline{CPA} pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. \overline{CPA} is an open drain output that is connected to all ADSP-2106xs in the system. The \overline{CPA} pin has an internal 5 k Ω pull-up resistor. If core access priority is not required in a system, the \overline{CPA} pin should be left unconnected.
DTx	0	Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k Ω internal pull-up resistor.
DRx	I	Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k Ω internal pull-up resistor.
TCLKx	I/O	Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k Ω internal pull-up resistor.
RCLKx	I/O	Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k Ω internal pull-up resistor.

T = Three-State (when SBTS is asserted, or when the ADSP-2106x is a bus slave)

Table 3. Pin Descriptions (Continued)

Pin	Туре	Function			
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).			
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).			
LxDAT3-0	I/O	Link Port Data (Link Ports 0–5). Each LxDAT pin has a 50 k Ω internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.			
LxCLK	I/O	Link Port Clock (Link Ports 0–5). Each LxCLK pin has a 50 k Ω internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.			
LxACK	I/O	Link Port Acknowledge (Link Ports 0–5). Each LxACK pin has a 50 k Ω internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.			
EBOOT	1	EPROM Boot Select. When EBOOT is high, the ADSP-2106x is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.			
LBOOT	1	Link Boot. When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, the ADSP-2106x is configured for host processor booting or no booting. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.			
BMS	I/OT	Boot Memory Select. <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, BMS is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-2106x will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired. *Three-statable only in EPROM boot mode (when BMS is an output).			
		EBOOT LBOOT BMS Booting Mode			
		1 0 Output EPROM (Connect BMS to EPROM chip select.)			
		0 0 1 (Input) Host Processor			
		0 1 1 (Input) Link Port			
		000 (Input)No Booting. Processor executes from external memory.010 (Input)Reserved			
		0 1 0 (Input) Reserved 1 1 x (Input) Reserved			
CLKIN	I	Clock In. External clock input to the ADSP-2106x. The instruction cycle rate is equal to CLKIN. CLKIN should not be halted, changed, or operated below the minimum specified frequency.			
RESET	I/A	Processor Reset. Resets the ADSP-2106x to a known state and begins program execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.			
ТСК	I	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.			
TMS	I/S	Test Mode Select (JTAG). Used to control the test state machine. TMS has a 20 k Ω internal pull-up resistor.			
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a 20 k Ω internal pull-up resistor.			
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.			
TRST	I/A	Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2106x. TRST has a 20 k Ω internal pull-up resistor.			
EMU	0	Emulation Status. Must be connected to the ADSP-2106x EZ-ICE target board connector only.			
ICSA	0	Reserved, leave unconnected.			
VDD	Р	Power Supply; nominally 5.0 V dc for 5 V devices or 3.3 V dc for 3.3 V devices. (30 pins).			
GND	G	Power Supply Return. (30 pins).			
NC		Do Not Connect. Reserved pins which must be left open and unconnected.			

T = Three-State (when \overline{SBTS} is asserted, or when the ADSP-2106x is a bus slave)

TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE[®] Emulator uses the IEEE 1149.1JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2-row 7-pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector for ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1×0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing.

When the connector is not being used for emulation, place jumpers on the Bxxx pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie $\overline{\text{BTRST}}$ to GND and tie or pull up BTCK to V_{DD}. The $\overline{\text{TRST}}$ pin must be asserted (pulsed low) after power-up (through $\overline{\text{BTRST}}$ on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, and 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as shown in Table 4.

Signal	Termination
TMS	Driven Through 22 Ω Resistor (16 mA Driver)
ТСК	Driven at 10 MHz Through 22 Ω Resistor (16 mA Driver)
TRST ¹	Active Low Driven Through 22 Ω Resistor (16 mA Driver) (Pulled-Up by On-Chip 20 k Ω Resistor)
TDI	Driven by 22 Ω Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 k Ω Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

¹TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN, and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 and "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual*, Revision 2.1.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference*.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems




Figure 7. JTAG Clock Tree for Multiple ADSP-2106x Systems

ADSP-21060/ADSP-21062 SPECIFICATIONS

Note that component specifications are subject to change without notice.

OPERATING CONDITIONS (5 V)

			A Grade		C Grade		K Grade	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
V _{DD}	Supply Voltage	4.75	5.25	4.75	5.25	4.75	5.25	V
T _{CASE}	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
V _{IH} 1 ¹	High Level Input Voltage @ $V_{DD} = Max$	2.0	V _{DD} + 0.5	2.0	$V_{DD} + 0.5$	2.0	V _{DD} + 0.5	V
$V_{IH}2^2$	High Level Input Voltage @ $V_{DD} = Max$	2.2	V _{DD} + 0.5	2.2	$V_{DD} + 0.5$	2.2	V _{DD} + 0.5	V
V _{IL} ^{1, 2}	Low Level Input Voltage @ V _{DD} = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

¹ Applies to input and bidirectional pins: DATA47-0, ADDR31-0, RD, WR, SW, ACK, SBTS, IRQ2-0, FLAG3-0, HGB, CS, DMAR1, DMAR2, BR6-1, ID2-0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

²Applies to input pins: CLKIN, $\overline{\text{RESET}}$, $\overline{\text{TRST}}$.

ELECTRICAL CHARACTERISTICS (5 V)

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH} ^{1, 2}	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 mA$	4.1		V
V _{OL} ^{1, 2}	Low Level Output Voltage	@ $V_{DD} = Min$, $I_{OL} = 4.0 mA$		0.4	V
I _{IH} ^{3, 4}	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I ³	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I _{ILP} ⁴	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
l _{07H} ^{5, 6, 7, 8}	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I _{OZL} ^{5, 9}	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I _{OZHP} 9	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
l _{ozlc} ⁷	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		1.5	mA
I _{OZLA} ¹⁰	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 1.5 V$		350	μΑ
I _{OZLAR} ⁸	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
I _{OZLS} ⁶	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
C _{IN} ^{11, 12}	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25 \text{°C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

¹Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, TIMEXP, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS, TDO, EMU, ICSA.

²See Figure 31, Output Drive Currents 5 V, for typical drive current capabilities.

³Applies to input pins: ACK, <u>SBTS</u>, <u>IRQ2-0</u>, <u>HBR</u>, <u>CS</u>, <u>DMAR1</u>, <u>DMAR2</u>, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, <u>RESET</u>, TCK.

⁴Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

⁵ Applies to three-statable pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, HBG, REDY, DMAGI, DMAG2, BMS, BR6-1, TFSx, RFSx, TDO, EMU. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-2106x is not requesting bus mastership.)

⁶ Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

⁷ Applies to \overline{CPA} pin.

⁸ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

⁹ Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.

¹⁰Applies to ACK pin when keeper latch enabled.

¹¹Applies to all signal pins.

¹²Guaranteed but not tested.

INTERNAL POWER DISSIPATION (5 V)

These specifications apply to the internal power portion of $\rm V_{\rm DD}$ only. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios.

Operation	Peak Activity (I _{DDINPEAK})	High Activity (I _{DDINHIGH})	Low Activity (I _{DDINLOW})	
Instruction Type	Multifunction	Multifunction	Single Function	
Instruction Fetch	Cache	Internal Memory	Internal Memory	
Core memory Access	2 Per Cycle (DM and PM)	1 Per Cycle (DM)	None	
Internal Memory DMA	1 Per Cycle	1 Per 2 Cycles	1 Per 2 Cycles	

To estimate power consumption for a specific application, use the following equation where% is the amount of time your program spends in that state:

%PEAK $I_{DDINPEAK}$ +%HIGH $I_{DDINHIGH}$ +%LOW $I_{DDINLOW}$ +%IDLE I_{DDIDLE} = Power Consumption

Parameter	Test Conditions	Max	Unit	
I _{DDINPEAK} Supply Current (Internal) ¹	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$ $t_{CK} = 25 \text{ ns}, V_{DD} = Max$	745 850	mA mA	
I _{DDINHIGH} Supply Current (Internal) ²	t_{CK} = 30 ns, V_{DD} = Max t_{CK} = 25 ns, V_{DD} = Max	575 670	mA mA	
I _{DDINLOW} Supply Current (Internal) ²	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$ $t_{CK} = 25 \text{ ns}, V_{DD} = Max$	340 390	mA mA	
I _{DDIDLE} Supply Current (Idle) ³	$V_{DD} = Max$	200	mA	

¹The test program used to measure I_{DDINPEAK} represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

²I_{DDINHIGH} is a composite average based on a range of high activity code. I_{DDINLOW} is a composite average based on a range of low activity code.

³Idle denotes ADSP-2106x state during execution of IDLE instruction.

EXTERNAL POWER DISSIPATION (5 V)

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V_{DD})

and is calculated by:

 $P_{EXT} = O \times C \times V_{DD}^{2} \times f$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example: Estimate P_{EXT} with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- + Four 128K \times 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of 1/(4t_{CK}), with 50% of the pins switching
- The instruction cycle rate is 40 MHz ($t_{CK} = 25 \text{ ns}$)

The $\mathrm{P}_{\mathrm{EXT}}$ equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$$

Note that the conditions causing a worst-case P_{EXT} are different from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^{2}$	= P _{EXT}
Address	15	50	× 44.7 pF	× 10 MHz	× 25 V	= 0.084 W
MS0	1	0	× 44.7 pF	imes 10 MHz	× 25 V	= 0.000 W
WR	1	-	× 44.7 pF	imes 20 MHz	× 25 V	= 0.022 W
Data	32	50	× 14.7 pF	imes 10 MHz	× 25 V	= 0.059 W
ADDRCLK	1	-	× 4.7 pF	imes 20 MHz	× 25 V	= 0.002 W

Table 5. External Power Calculations (5 V Devices)

P_{EXT} = 0.167 W

ADSP-21060L/ADSP-21062L SPECIFICATIONS

Note that component specifications are subject to change without notice.

OPERATING CONDITIONS (3.3 V)

			A Grade		C Grade		K Grade	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
V _{DD}	Supply Voltage	3.15	3.45	3.15	3.45	3.15	3.45	V
T _{CASE}	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
V _{IH} 1 ¹	High Level Input Voltage @ V_{DD} = Max	2.0	$V_{DD} + 0.5$	2.0	V _{DD} + 0.5	2.0	$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ V _{DD} = Max	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	V
V _{IL} ^{1, 2}	Low Level Input Voltage @ V _{DD} = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

¹Applies to input and bidirectional pins: DATA47-0, ADDR31-0, RD, WR, SW, ACK, SBTS, IRQ2-0, FLAG3-0, HGB, CS, DMAR1, DMAR2, BR6-1, ID2-0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1. ²Applies to input pins: CLKIN, RESET, TRST.

ELECTRICAL CHARACTERISTICS (3.3 V)

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH} ^{1, 2}	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 mA$	2.4		V
V _{OL} ^{1, 2}	Low Level Output Voltage	@ $V_{DD} = Min$, $I_{OL} = 4.0 mA$		0.4	V
I _{IH} ^{3, 4}	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I_{\parallel}^{3}	Low Level Input Current	@ $V_{DD} = Max$, $V_{IN} = 0 V$		10	μΑ
I _{ILP} ²	Low Level Input Current	@ $V_{DD} = Max$, $V_{IN} = 0 V$		150	μΑ
5, 6, 7, 8	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I _{OZL} ^{5, 9}	Three-State Leakage Current	@ $V_{DD} = Max$, $V_{IN} = 0 V$		10	μΑ
I _{OZHP} 9	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
l _{ozlc} ⁷	Three-State Leakage Current	@ $V_{DD} = Max$, $V_{IN} = 0 V$		1.5	mA
I _{OZLA} ¹⁰	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 1.5 V$		350	μΑ
I _{OZLAR} ⁸	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
0715	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
$C_{IN}^{11, 12}$	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25 \text{ °C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

¹Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, TIMEXP, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS, TDO, EMU, ICSA.

²See Figure 35, Output Drive Currents 3.3 V, for typical drive current capabilities.

³Applies to input pins: ACK, <u>SBTS</u>, <u>IRQ2</u>–0, <u>HBR</u>, <u>CS</u>, <u>DMAR1</u>, <u>DMAR2</u>, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, <u>RESET</u>, TCK.

⁴Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

⁵ Applies to three-statable pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, HBG, REDY, DMAG1, DMAG2, BMS, BR6-1, TFSx, RFSx, TDO, $\overline{\text{EMU}}$. (Note that ACK is pulled up internally with 2 k Ω during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus mastership.)

⁶ Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

⁷ Applies to \overline{CPA} pin.

 8 Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k Ω during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

⁹Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.

¹⁰Applies to ACK pin when keeper latch enabled.

¹¹Applies to all signal pins.

¹²Guaranteed but not tested.

INTERNAL POWER DISSIPATION (3.3 V)

These specifications apply to the internal power portion of $\rm V_{\rm DD}$ only. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios.

Operation	Peak Activity (I _{DDINPEAK})	High Activity (I _{DDINHIGH})	Low Activity (I _{DDINLOW})
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core memory Access	2 Per Cycle (DM and PM)	1 Per Cycle (DM)	None
Internal Memory DMA	1 Per Cycle	1 Per 2 Cycles	1 Per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%PEAK I_{DDINPEAK} + %HIGH I_{DDINHIGH} + %LOW I_{DDINLOW} + %IDLE I_{DDIDLE} = Power Consumption

Parameter	Test Conditions	Max	Unit	
I _{DDINPEAK} Supply Current (Internal) ¹	t_{CK} = 30 ns, V_{DD} = Max t_{CK} = 25 ns, V_{DD} = Max	540 600	mA mA	
I _{DDINHIGH} Supply Current (Internal) ²	t_{CK} = 30 ns, V_{DD} = Max t_{CK} = 25 ns, V_{DD} = Max	425 475	mA mA	
I _{DDINLOW} Supply Current (Internal) ²	t_{CK} = 30 ns, V_{DD} = Max t_{CK} = 25 ns, V_{DD} = Max	250 275	mA mA	
I _{DDIDLE} Supply Current (Idle) ³	$V_{DD} = Max$	180	mA	

¹The test program used to measure I_{DDINPEAK} represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

²I_{DDINHIGH} is a composite average based on a range of high activity code. I_{DDINLOW} is a composite average based on a range of low activity code.

³Idle denotes ADSP-2106xL state during execution of IDLE instruction.

EXTERNAL POWER DISSIPATION (3.3 V)

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing $(\mathrm{V}_{\mathrm{DD}})$

and is calculated by:

 $P_{EXT} = O \times C \times V_{DD}^{2} \times f$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example: Estimate P_{EXT} with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- + Four 128K \times 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of $1/(4t_{\mbox{\tiny CK}}),$ with 50% of the pins switching
- The instruction cycle rate is 40 MHz ($t_{CK} = 25$ ns)

The $P_{\mbox{\scriptsize EXT}}$ equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{\text{TOTAL}} = P_{EXT} + (I_{DDIN2} \times 3.3 \text{ V})$$

Note that the conditions causing a worst-case P_{EXT} are different from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^{2}$	= P _{EXT}
Address	15	50	× 44.7 pF	imes 10 MHz	× 10.9 V	= 0.037 W
MS0	1	0	× 44.7 pF	imes 10 MHz	× 10.9 V	= 0.000 W
WR	1	-	× 44.7 pF	imes 20 MHz	× 10.9 V	= 0.010 W
Data	32	50	× 14.7 pF	imes 10 MHz	× 10.9 V	= 0.026 W
ADDRCLK	1	-	× 4.7 pF	imes 20 MHz	× 10.9 V	= 0.001 W

 $P_{EXT} = 0.074 W$

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed Table 7 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater

than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute Maximum Ratings

	ADSP-21060/ADSP-21060C ADSP-21062	ADSP-21060L/ADSP-21060LC ADSP-21062L
Parameter	5 V	3.3 V
Supply Voltage (V _{DD})	–0.3 V to +7.0 V	-0.3 V to +4.6 V
Input Voltage	-0.5 V to V _{DD} + 0.5 V	-0.5 V to V _{DD} $+0.5$ V
Output Voltage Swing	-0.5 V to V _{DD} + 0.5 V	-0.5 V to V _{DD} + 0.5 V
Load Capacitance	200 pF	200 pF
Storage Temperature Range	-65°C to +150°C	–65°C to +150°C
Lead Temperature (5 seconds)	280°C	280°C
Junction Temperature Under Bias	130°C	130°C

Table 6. External Power Calculations (3.3 V Devices)

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PACKAGE MARKING INFORMATION

Figure 8 and Table 8 provide information on detail contained within the package marking for the ADSP-2106x processors (actual marking format may vary). For a complete listing of product availability, see Ordering Guide on Page 62.



Figure 8. Typical Package Brand

Table 8. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	Lead (Pb) Free Option
ccc	See Ordering Guide
ννννν.χ	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

TIMING SPECIFICATIONS

The ADSP-2106x processors are available at maximum processor speeds of 33 MHz (-133), and 40 MHz (-160). The timing specifications are based on a CLKIN frequency of 40 MHz t_{CK} = 25 ns). The DT derating factor enables the calculation for timing specifications within the min to max range of the t_{CK} specification (see Table 9). DT is the difference between the derated CLKIN period and a CLKIN period of 25 ns:

$DT = t_{\rm CK} - 25 \text{ ns}$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

For voltage reference levels, see Figure 28 on Page 48 under Test Conditions.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices. (O/D) = Open Drain, (A/D) = Active Drive.


Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.


Clock Input

Table 9. Clock Input

		ADS	5P-21060 5P-21062 MHz, 5 V	ADS	5P-21060 5P-21062 MHz, 5 V	ADS	P-21060L P-21062L 1Hz, 3.3 V	ADS	P-21060L P-21062L Hz, 3.3 V	
Paran	neter	Min	Max	Min	Max	Min	Max	Min	Мах	Unit
Timing	g Requirements									
t _{CK}	CLKIN Period	25	100	30	100	25	100	30	100	ns
t _{CKL}	CLKIN Width Low	7		7		8.75		8.75 ¹		ns
t _{CKH}	CLKIN Width High	5		5		5		5		ns
t _{CKRF}	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3		3	ns

 $^1 \rm For$ the ADSP-21060LC, this specification is 9.5 ns min.





Reset

Table 10. Reset

		5	5 V and 3.3 V		
Parameter		Min	Max	Unit	
Timing Requir	rements				
t _{WRST}	RESET Pulse Width Low ¹	4t _{CK}		ns	
t _{SRST}	RESET Setup Before CLKIN High ²	14 + DT/2	t _{CK}	ns	

¹Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μ s while RESET is low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).

²Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.




Figure 10. Reset


Interrupts


Table 11. Interrupts

		5 V and 3.3 V		
Paramete	r	Min	Max	Unit
Timing Req	uirements			
t _{SIR}	IRQ2–0 Setup Before CLKIN High ¹	18 + 3DT/4		ns
t _{HIR}	IRQ2–0 Hold Before CLKIN High ¹		12 + 3DT/4	ns
t _{IPW}	IRQ2–0 Pulse Width ²	2+t _{CK}		ns

 $^1 \text{Only}$ required for $\overline{\text{IRQx}}$ recognition in the following cycle.

 $^2 \, Applies \, only \, if \, t_{SIR}$ and t_{HIR} requirements are not met.





Timer

Table 12. Timer




Figure 12. Timer

Flags

Table 13. Flags

		5 V and 3.3 V		Unit
Parameter		Min	Max	
Timing Require	ements			
t _{SFI}	FLAG3–0 IN Setup Before CLKIN High ¹	8 + 5DT/16		ns
t _{HFI}	FLAG3–0 IN Hold After CLKIN High ¹	0 – 5DT/16		ns
t _{DWRFI}	FLAG3–0 IN Delay After RD/WR Low ¹		5 + 7DT/16	ns
t _{HFIWR}	FLAG3–0 IN Hold After RD/WR Deasserted ¹	0		ns
Switching Cha	racteristics			
t _{DFO}	FLAG3–0 OUT Delay After CLKIN High		16	ns
t _{HFO}	FLAG3–0 OUT Hold After CLKIN High	4		ns
t _{DFOE}	CLKIN High to FLAG3–0 OUT Enable	3		ns
t _{DFOD}	CLKIN High to FLAG3–0 OUT Disable		14	ns

¹Flag inputs meeting these setup and hold times for instruction cycle N will affect conditional instructions in instruction cycle N+2.




Figure 13. Flags

Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the

Table 14. Memory Read—Bus Master

bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA, RD, WR, and DMAGx strobe timing parameters only applies to asynchronous access mode.

			5 V and 3.3 V		
Paramete	Parameter		Max	Unit	
Timing Re	quirements				
t _{DAD}	Address Selects Delay to Data Valid ^{1, 2}		18 + DT+W	ns	
t _{DRLD}	RD Low to Data Valid ¹		12 + 5DT/8 + W	ns	
t _{HDA}	Data Hold from Address, Selects ³	0.5		ns	
t _{HDRH}	Data Hold from RD High ³	2.0		ns	
t _{DAAK}	ACK Delay from Address, Selects ^{2, 4}		14 + 7DT/8 + W	ns	
t _{DSAK}	ACK Delay from $\overline{\text{RD}}$ Low ⁴		8 + DT/2 + W	ns	
Switching	Characteristics				
t _{DRHA}	Address Selects Hold After RD High	0+H		ns	
t _{DARL}	Address Selects to RD Low ²	2 + 3DT/8		ns	
t _{RW}	RD Pulse Width	12.5 + 5DT/8 +	W	ns	
t _{RWR}	RD High to WR, RD, DMAGx Low	8 + 3DT/8 + HI		ns	
t _{SADADC}	Address, Selects Setup Before ADRCLK High ²	0 + DT/4		ns	

W = (number of wait states specified in WAIT register) \times t_{CK}.

 $HI = t_{CK}$ (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$ (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

 $^1\text{Data}$ delay/setup: user must meet t_{DAD} or t_{DRLD} or synchronous spec t_{SSDATI}

² The falling edge of \overline{MSx} , \overline{SW} , \overline{BMS} is referenced.

³ Data hold: user must meet t_{HDA} or t_{HDRH} or synchronous spec t_{HSDATI}. See Example System Hold Time Calculation on Page 48 for the calculation of hold times given capacitive and dc loads.

⁴ACK is not sampled on external memory accesses that use the internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t_{DAAK} or t_{DSAK} or t_{DSAK} or synchronous specification t_{SACKC} for wait state modes external, either, or both (both, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t_{SACKC} and t_{HACK} must be met for wait state modes external, either, or both (both, after internal wait states have completed).




Figure 14. Memory Read—Bus Master