



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Data Sheet

ADuC7019/20/21/22/24/25/26/27/28/29

FEATURES

Analog I/O

Multichannel, 12-bit, 1 MSPS ADC

Up to 16 ADC channels¹

Fully differential and single-ended modes

0 V to V_{REF} analog input range

12-bit voltage output DACs

Up to 4 DAC outputs available¹

On-chip voltage reference

On-chip temperature sensor ($\pm 3^\circ\text{C}$)

Voltage comparator

Microcontroller

ARM7TDMI core, 16-bit/32-bit RISC architecture

JTAG port supports code download and debug

Clocking options

Trimmed on-chip oscillator ($\pm 3\%$)

External watch crystal

External clock source up to 44 MHz

41.78 MHz PLL with programmable divider

Memory

62 kB Flash/EE memory, 8 kB SRAM

In-circuit download, JTAG-based debug

Software-triggered in-circuit reprogrammability

On-chip peripherals

UART, 2x I²C® and SPI serial I/O

Up to 40-pin GPIO port¹

4x general-purpose timers

Wake-up and watchdog timers (WDT)

Power supply monitor

3-phase, 16-bit PWM generator¹

Programmable logic array (PLA)

External memory interface, up to 512 kB¹

Power

Specified for 3 V operation

Active mode: 11 mA @ 5 MHz, 40 mA @ 41.78 MHz

Packages and temperature range

From 40-lead 6 mm × 6 mm LFCSP to 80-lead LQFP¹

Fully specified for -40°C to $+125^\circ\text{C}$ operation

Tools

Low cost QuickStart™ development system

Full third-party support


APPLICATIONS

Industrial control and automation systems

Smart sensors, precision instrumentation

Base station systems, optical networking

FUNCTIONAL BLOCK DIAGRAM



NOTES
1. SEE APPLICATION NOTE AN-798.

04955-100

Figure 1.

¹ Depending on part model. See Ordering Guide for more information.

Rev. G

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2005–2015 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
Revision History	3
General Description	4
Detailed Block Diagram	9
Specifications.....	10
Timing Specifications	13
Absolute Maximum Ratings.....	20
ESD Caution.....	20
Pin Configurations and Function Descriptions	21
ADuC7019/ADuC7020/ADuC7021/ADuC7022	21
ADuC7024/ADuC7025	25
ADuC7026/ADuC7027	28
ADuC7028.....	31
ADuC7029.....	33
Typical Performance Characteristics	35
Terminology	38
ADC Specifications	38
DAC Specifications.....	38
Overview of the ARM7TDMI Core	39
Thumb Mode (T).....	39
Long Multiply (M).....	39
EmbeddedICE (I)	39
Exceptions	39
ARM Registers	39
Interrupt Latency.....	40
Memory Organization	41
Memory Access.....	41
Flash/EE Memory.....	41
SRAM	41
Memory Mapped Registers	41
ADC Circuit Overview	45
Transfer Function	45
Typical Operation.....	46
MMRs Interface	46
Converter Operation.....	48
Driving the Analog Inputs	49
Calibration.....	50
Temperature Sensor	50
Band Gap Reference.....	50
Nonvolatile Flash/EE Memory	51
Programming.....	51
Security	52
Flash/EE Control Interface	52
Execution Time from SRAM and Flash/EE.....	54
Reset and Remap	54
Other Analog Peripherals.....	56
DAC.....	56
Power Supply Monitor	57
Comparator	57
Oscillator and PLL—Power Control.....	58
Digital Peripherals.....	61
3-Phase PWM	61
Description of the PWM Block	62
General-Purpose Input/Output.....	67
Serial Port Mux	70
UART Serial Interface.....	70
Serial Peripheral Interface.....	74
I ² C-Compatible Interfaces.....	76
Programmable Logic Array (PLA).....	80
Processor Reference Peripherals.....	83
Interrupt System	83
Timers	84
External Memory Interfacing	89
Hardware Design Considerations	93
Power Supplies	93
Grounding and Board Layout Recommendations.....	94
Clock Oscillator	94
Power-On Reset Operation.....	95
Typical System Configuration	95
Development Tools.....	96
PC-Based Tools.....	96
In-Circuit Serial Downloader	96
Outline Dimensions	97
Ordering Guide	100

REVISION HISTORY**12/15—Rev. F to Rev. G**

Changed CP-40-1 to CP-40-9.....	Universal
Updated Outline Dimensions.....	97
Deleted Figure 96 (CP-40-1); Renumbered Sequentially	97
Changes to Ordering Guide.....	101

5/13—Rev. E to Rev. F

Changes to Figure 1.....	1
Added Figure 2 to Figure 10; Renumbered Sequentially	4
Changes to Figure 19; Added Figure 20	21
Changes to EPAD Note in Figure 21 and Figure 22	22
Changes to EPAD Note in Table 11.....	23
Changes to EPAD Note in Figure 23	25
Changes to EPAD Note in Table 12	26
Changes to Table 14	31
Changes to Table 15	33
Changes to Table 82	68
Added Table 83, Figure 73, Figure 74, Following Text, and Table 84; Renumbered Sequentially.....	69
Changes to Bit 2 Description, Table 98	71
Changes to Table 101	72
Changes to Timer2 (Wake-Up Timer) Section	87
Changes to Figure 94	95
Updated Outline Dimensions.....	97
Changes to Ordering Guide.....	101

7/12—Rev. D to Rev. E

Changed SCLOCK to SCLK When Referring to SPI Clock, SPIMISO to MISO when Referring to SPI MISO, SPIMOSI to MOSI when Referring to SPI MOSI, and SPICSL to CS when Referring to SPI Chip Select.....	Universal
Changes to Table 4, Table 5, and Figure 5	11
Changes to Endnote 1 in Table 6 and Figure 6.....	12
Changes to Table 7 and Figure 7	13
Changes to Table 8 and Figure 8	14
Changes to Table 9 and Figure 9	15
Changed EPAD Note in Figure 12 and Table 11	18
Changed EPAD Note in Figure 13 and Table 12	21
Changes to Bit 6 in Table 18.....	43
Changes to Example Source Code (External Crystal Selection) Section and Example Source Code (External Clock Selection) Section	55
Changes to Serial Peripheral Interface Section	69
Changes to SPICON[10] and SPICON[9] Descriptions in Table 123.....	70
Changes to Timer Interval Down Equation and Added Timer Interval Up Equation	79
Added Hour:Minute:Second:1/128 Format Section.....	80
Changes to Table 189	84
Removed CP-40-10 Package	92
Changes to Ordering Guide.....	96

5/11—Rev. C to Rev. D

Changes to Table 4	11
--------------------------	----

Changes to Table 105	67
Updated Outline Dimensions.....	91
Changes to Ordering Guide.....	94

12/09—Rev. B to Rev. C

Added ADuC7029 Part	Universal
Added Table Numbers and Renumbered Tables.....	Universal
Changes to Figure Numbers	Universal
Changes to Table 1	6
Changes to Figure 3	9
Changes to Table 3 and Figure 4	10
Changes to Table 10	16
Changes to Figure 55	53
Changes to Serial Peripheral Interface Section	69
Changes to Table 137	73
Changes to Figure 71 and Figure 72	85
Changes to Figure 73 and Figure 74	86
Updated Outline Dimensions.....	91
Changes to Ordering Guide.....	94

3/07—Rev. A to Rev. B

Added ADuC7028 Part	Universal
Updated Format	Universal
Changes to Figure 2	5
Changes to Table 1	6
Changes to ADuC7026/ADuC7027 Section	23
Changes to Figure 21	28
Changes to Figure 32 Caption	30
Changes to Table 14	35
Changes to ADC Circuit Overview Section	38
Changes to Programming Section	44
Changes to Flash/EE Control Interface Section.....	45
Changes to Table 24	47
Changes to RSTCLR Register Section	48
Changes to Figure 52	49
Changes to Figure 53	50
Changes to Comparator Section	50
Changes to Oscillator and PLL—Power Control Section	51
Changes to Digital Peripherals Section	54
Changes to Interrupt System Section	75
Changes to Timers Section	76
Changes to External Memory Interfacing Section	80
Added IOV _{DD} Supply Sensitivity Section	84
Changes to Ordering Guide.....	90

1/06—Rev. 0 to Rev. A

Changes to Table 1	6
Added the Flash/EE Memory Reliability Section	43
Changes to Table 30	52
Changes to Serial Peripheral Interface	66
Changes to Ordering Guide.....	90

10/05—Revision 0: Initial Version

GENERAL DESCRIPTION

The ADuC7019/20/21/22/24/25/26/27/28/29 are fully integrated, 1 MSPS, 12-bit data acquisition systems incorporating high performance multichannel ADCs, 16-bit/32-bit MCUs, and Flash[®]/EE memory on a single chip.

The ADC consists of up to 12 single-ended inputs. An additional four inputs are available but are multiplexed with the four DAC output pins. The four DAC outputs are available only on certain models (ADuC7020, ADuC7026, ADuC7028, and ADuC7029). However, in many cases where the DAC outputs are not present, these pins can still be used as additional ADC inputs, giving a maximum of 16 ADC input channels. The ADC can operate in single-ended or differential input mode. The ADC input voltage is 0 V to V_{REF} . A low drift band gap reference, temperature sensor, and voltage comparator complete the ADC peripheral set.

Depending on the part model, up to four buffered voltage output DACs are available on-chip. The DAC output range is programmable to one of three voltage ranges.

The devices operate from an on-chip oscillator and a PLL generating an internal high frequency clock of 41.78 MHz (UCLK). This clock is routed through a programmable clock divider from which the MCU core clock operating frequency is generated. The microcontroller core is an ARM7TDMI[®], 16-bit/32-bit RISC machine, which offers up to 41 MIPS peak performance. Eight kilobytes of SRAM and 62 kilobytes of nonvolatile Flash/EE memory are provided on-chip. The ARM7TDMI core views all memory and registers as a single linear array.

On-chip factory firmware supports in-circuit serial download via the UART or I²C serial interface port; nonintrusive emulation is also supported via the JTAG interface. These features are incorporated into a low cost QuickStart[™] development system supporting this MicroConverter[®] family.

The parts operate from 2.7 V to 3.6 V and are specified over an industrial temperature range of -40°C to +125°C. When operating at 41.78 MHz, the power dissipation is typically 120 mW. The ADuC7019/20/21/22/24/25/26/27/28/29 are available in a variety of memory models and packages (see Ordering Guide).





Figure 2.


0955-101



NOTES
1. SEE APPLICATION NOTE AN-798.

04955-102


Figure 3.



NOTES
1. SEE APPLICATION NOTE AN-798.

04955-103


Figure 4.



NOTES
1. SEE APPLICATION NOTE AN-798.

04955-104

Figure 5.



NOTES
1. SEE APPLICATION NOTE AN-798.

04955-105

Figure 6.




Figure 7.




Figure 8.




Figure 9.





Figure 10.

DETAILED BLOCK DIAGRAM



* SEE ORDERING GUIDE FOR
FEATURE AVAILABILITY ON
DIFFERENT MODELS.

Figure 11.

SPECIFICATIONS

$A_{VDD} = IO_{VDD} = 2.7\text{ V}$ to 3.6 V , $V_{REF} = 2.5\text{ V}$ internal reference, $f_{CORE} = 41.78\text{ MHz}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
ADC CHANNEL SPECIFICATIONS					
ADC Power-Up Time		5		μs	
DC Accuracy ^{1,2}					
Resolution	12			Bits	
Integral Nonlinearity		±0.6	±1.5	LSB	2.5 V internal reference
		±1.0		LSB	1.0 V external reference
Differential Nonlinearity ^{3,4}		±0.5	+1/-0.9	LSB	2.5 V internal reference
		+0.7/-0.6		LSB	1.0 V external reference
DC Code Distribution		1		LSB	ADC input is a dc voltage
ENDPOINT ERRORS ⁵					
Offset Error		±1	±2	LSB	
Offset Error Match		±1		LSB	
Gain Error		±2	±5	LSB	
Gain Error Match		±1		LSB	
DYNAMIC PERFORMANCE					
Signal-to-Noise Ratio (SNR)	69			dB	$f_{IN} = 10\text{ kHz}$ sine wave, $f_{SAMPLE} = 1\text{ MSPS}$
Total Harmonic Distortion (THD)	-78			dB	Includes distortion and noise components
Peak Harmonic or Spurious Noise (PHSN)	-75			dB	
Channel-to-Channel Crosstalk	-80			dB	Measured on adjacent channels
ANALOG INPUT					
Input Voltage Ranges					
Differential Mode			$V_{CM}^6 \pm V_{REF}/2$	V	
Single-Ended Mode			0 to V_{REF}	V	
Leakage Current	±1		±6	μA	
Input Capacitance	20			pF	During ADC acquisition
ON-CHIP VOLTAGE REFERENCE					
Output Voltage	2.5			V	0.47 μF from V_{REF} to AGND
Accuracy			±5	mV	
Reference Temperature Coefficient	±40			ppm/°C	$T_A = 25^\circ\text{C}$
Power Supply Rejection Ratio	75			dB	
Output Impedance	70			Ω	
Internal V_{REF} Power-On Time	1			ms	$T_A = 25^\circ\text{C}$
EXTERNAL REFERENCE INPUT					
Input Voltage Range	0.625		A_{VDD}	V	
DAC CHANNEL SPECIFICATIONS					
DC Accuracy ⁷					
Resolution	12			Bits	
Relative Accuracy	±2			LSB	
Differential Nonlinearity			±1	LSB	Guaranteed monotonic
Offset Error			±15	mV	2.5 V internal reference
Gain Error ⁸			±1	%	
Gain Error Mismatch	0.1			%	% of full scale on DAC0
ANALOG OUTPUTS					
Output Voltage Range_0		0 to DAC_{REF}		V	DAC_{REF} range: $DACGND$ to $DACV_{DD}$
Output Voltage Range_1		0 to 2.5		V	
Output Voltage Range_2		0 to $DACV_{DD}$		V	
Output Impedance		2		Ω	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DAC AC CHARACTERISTICS					
Voltage Output Settling Time	10			μs	
Digital-to-Analog Glitch Energy	±20			nV·sec	1 LSB change at major carry (where maximum number of bits simultaneously changes in the DACxDAT register)
COMPARATOR					
Input Offset Voltage	±15			mV	
Input Bias Current	1			μA	
Input Voltage Range	AGND		AV _{DD} – 1.2	V	
Input Capacitance	7			pF	
Hysteresis ^{4,6}	2		15	mV	Hysteresis turned on or off via the CMPHYST bit in the CMPCON register
Response Time	3			μs	100 mV overdrive and configured with CMPRES = 11
TEMPERATURE SENSOR					
Voltage Output at 25°C	780			mV	
Voltage TC Accuracy	–1.3			mV/°C	
±3				°C	
POWER SUPPLY MONITOR (PSM)					
IOV _{DD} Trip Point Selection	2.79			V	Two selectable trip points
	3.07			V	
Power Supply Trip Point Accuracy	±2.5			%	Of the selected nominal trip point voltage
POWER-ON-RESET	2.36			V	
GLITCH IMMUNITY ON RESET PIN ⁴	50			μs	
WATCHDOG TIMER (WDT)					
Timeout Period	0		512	sec	
FLASH/EE MEMORY					
Endurance ⁹	10,000			Cycles	
Data Retention ¹⁰	20			Years	T _J = 85°C
DIGITAL INPUTS					All digital inputs excluding XCLKI and XCLKO
Logic 1 Input Current	±0.2	±1		μA	V _{IH} = IOV _{DD} or V _{IH} = 5 V
Logic 0 Input Current	–40	–60		μA	V _{IL} = 0 V; except TDI on ADuC7019/20/21/22/24/25/29
	–80	–120		μA	V _{IL} = 0 V; TDI on ADuC7019/20/21/22/24/25/29
Input Capacitance	10			pF	
LOGIC INPUTS ³					All logic inputs excluding XCLKI
V _{INL} , Input Low Voltage		0.8		V	
V _{INH} , Input High Voltage	2.0			V	
LOGIC OUTPUTS					All digital outputs excluding XCLKO
V _{OH} , Output High Voltage	2.4			V	I _{SOURCE} = 1.6 mA
V _{OL} , Output Low Voltage ¹¹		0.4		V	I _{SINK} = 1.6 mA
CRYSTAL INPUTS XCLKI and XCLKO					
Logic Inputs, XCLKI Only					
V _{INL} , Input Low Voltage	1.1			V	
V _{INH} , Input High Voltage	1.7			V	
XCLKI Input Capacitance	20			pF	
XCLKO Output Capacitance	20			pF	
INTERNAL OSCILLATOR	32.768			kHz	
	±3			%	
	±2 ⁴			%	T _A = 0°C to 85°C range

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
MCU CLOCK RATE					
From 32 kHz Internal Oscillator		326		kHz	CD ¹² = 7
From 32 kHz External Crystal		41.78		MHz	CD ¹² = 0
Using an External Clock	0.05		44	MHz	T _A = 85°C
	0.05		41.78	MHz	T _A = 125°C
START-UP TIME					Core clock = 41.78 MHz
At Power-On		130		ms	
From Pause/Nap Mode		24		ns	CD ¹² = 0
		3.06		μs	CD ¹² = 7
From Sleep Mode		1.58		ms	
From Stop Mode		1.7		ms	
PROGRAMMABLE LOGIC ARRAY (PLA)					
Pin Propagation Delay		12		ns	From input pin to output pin
Element Propagation Delay		2.5		ns	
POWER REQUIREMENTS ^{13, 14}					
Power Supply Voltage Range					
AV _{DD} to AGND and IOV _{DD} to IOGND	2.7		3.6	V	
Analog Power Supply Currents					
AV _{DD} Current		200		μA	ADC in idle mode; all parts except ADuC7019
		400		μA	ADC in idle mode; ADuC7019 only
DACV _{DD} Current ¹⁵	3	25		μA	
Digital Power Supply Current					
IOV _{DD} Current in Normal Mode		7	10	mA	Code executing from Flash/EE
		11	15	mA	CD ¹² = 3
		40	45	mA	CD ¹² = 0 (41.78 MHz clock)
IOV _{DD} Current in Pause Mode	25	30		mA	CD ¹² = 0 (41.78 MHz clock)
IOV _{DD} Current in Sleep Mode	250	400		μA	T _A = 85°C
	600	1000		μA	T _A = 125°C
Additional Power Supply Currents					
ADC		2		mA	@ 1 MSPS
		0.7		mA	@ 62.5 kSPS
DAC		700		μA	per DAC
ESD TESTS					
HBM Passed Up To			4	kV	2.5 V reference, T _A = 25°C
FCIDM Passed Up To			0.5	kV	

¹ All ADC channel specifications are guaranteed during normal MicroConverter core operation.² Apply to all ADC input channels.³ Measured using the factory-set default values in the ADC offset register (ADCOF) and gain coefficient register (ADCGN).⁴ Not production tested but supported by design and/or characterization data on production release.⁵ Measured using the factory-set default values in ADCOF and ADCGN with an external AD845 op amp as an input buffer stage as shown in Figure 59. Based on external ADC system components; the user may need to execute a system calibration to remove external endpoint errors and achieve these specifications (see the Calibration section).⁶ The input signal can be centered on any dc common-mode voltage (V_{CM}) as long as this value is within the ADC voltage input range specified.⁷ DAC linearity is calculated using a reduced code range of 100 to 3995.⁸ DAC gain error is calculated using a reduced code range of 100 to internal 2.5 V V_{REF}.⁹ Endurance is qualified as per JEDEC Standard 22, Method A117 and measured at -40°C, +25°C, +85°C, and +125°C.¹⁰ Retention lifetime equivalent at junction temperature (T_J) = 85°C as per JEDEC Standard 22m, Method A117. Retention lifetime derates with junction temperature.¹¹ Test carried out with a maximum of eight I/Os set to a low output level.¹² See the POWCON register.¹³ Power supply current consumption is measured in normal, pause, and sleep modes under the following conditions: normal mode with 3.6 V supply, pause mode with 3.6 V supply, and sleep mode with 3.6 V supply.¹⁴ IOV_{DD} power supply current decreases typically by 2 mA during a Flash/EE erase cycle.¹⁵ On the ADuC7019/20/21/22, this current must be added to the AV_{DD} current.

TIMING SPECIFICATIONS

Table 2. External Memory Write Cycle

Parameter	Min	Typ	Max	Unit
CLK ¹		UCLK		
t _{MS_AFTER_CLKH}	0		4	ns
t _{ADDR_AFTER_CLKH}	4		8	ns
t _{AE_H_AFTER_MS}		½ CLK		
t _{AE}		(XMxPAR[14:12] + 1) × CLK		
t _{HOLD_ADDR_AFTER_AE_L}		½ CLK + (!XMxPAR[10]) × CLK		
t _{HOLD_ADDR_BEFORE_WR_L}		(!XMxPAR[8]) × CLK		
t _{WR_L_AFTER_AE_L}		½ CLK + (!XMxPAR[10] + !XMxPAR[8]) × CLK		
t _{DATA_AFTER_WR_L}	8		12	ns
t _{WR}		(XMxPAR[7:4] + 1) × CLK		
t _{WR_H_AFTER_CLKH}	0		4	ns
t _{HOLD_DATA_AFTER_WR_H}		(!XMxPAR[8]) × CLK		
t _{BEN_AFTER_AE_L}		½ CLK		
t _{RELEASE_MS_AFTER_WR_H}		(!XMxPAR[8] + 1) × CLK		


¹ See Table 78.

Figure 12. External Memory Write Cycle (See Table 78)

04955-052

Table 3. External Memory Read Cycle

Parameter	Min	Typ	Max	Unit
CLK ¹	1/MC clock	ns typ × (POWCON[2:0] + 1)		
t _{MS_AFTER_CLKH}	4		8	ns
t _{ADDR_AFTER_CLKH}	4		16	ns
t _{AE_H_AFTER_MS}		½ CLK		
t _{AE}		(XMxPAR[14:12] + 1) × CLK		
t _{HOLD_ADDR_AFTER_AE_L}		½ CLK + (! XMxPAR[10]) × CLK		
t _{RD_L_AFTER_AE_L}		½ CLK + (! XMxPAR[10]+ ! XMxPAR[9]) × CLK		
t _{RD_H_AFTER_CLKH}	0		4	
t _{RD}		(XMxPAR[3:0] + 1) × CLK		
t _{DATA_BEFORE_RD_H}	16			ns
t _{DATA_AFTER_RD_H}	8	+ (! XMxPAR[9]) × CLK		
t _{RELEASE_MS_AFTER_RD_H}		1 × CLK		


¹ See Table 78.

Figure 13. External Memory Read Cycle (See Table 78)

04955-053

Table 4. I²C Timing in Fast Mode (400 kHz)


Parameter	Description	Slave		Master	Unit
		Min	Max	Typ	
t _L	SCL low pulse width ¹	200		1360	ns
t _H	SCL high pulse width ¹	100		1140	ns
t _{SHD}	Start condition hold time	300			ns
t _{DSU}	Data setup time	100		740	ns
t _{DHD}	Data hold time	0		400	ns
t _{RSU}	Setup time for repeated start	100			ns
t _{PSU}	Stop condition setup time	100		400	ns
t _{BUF}	Bus-free time between a stop condition and a start condition	1.3			μs
t _R	Rise time for both SCL and SDA		300	200	ns
t _F	Fall time for both SCL and SDA		300		ns
t _{SUP}	Pulse width of spike suppressed		50		ns

¹ t_{HCLK} depends on the clock divider or CD bits in the POWCON MMR. t_{HCLK} = t_{UCLK}/2^{CD}; see Figure 67.

Table 5. I²C Timing in Standard Mode (100 kHz)

Parameter	Description	Slave		Master	Unit
		Min	Max	Typ	
t _L	SCL low pulse width ¹	4.7			μs
t _H	SCL high pulse width ¹	4.0			ns
t _{SHD}	Start condition hold time	4.0			μs
t _{DSU}	Data setup time	250			ns
t _{DHD}	Data hold time	0	3.45		μs
t _{RSU}	Setup time for repeated start	4.7			μs
t _{PSU}	Stop condition setup time	4.0			μs
t _{BUF}	Bus-free time between a stop condition and a start condition	4.7			μs
t _R	Rise time for both SCL and SDA		1		μs
t _F	Fall time for both SCL and SDA		300		ns

¹ t_{HCLK} depends on the clock divider or CD bits in the POWCON MMR. t_{HCLK} = t_{UCLK}/2^{CD}; see Figure 67.

Figure 14. I²C Compatible Interface Timing

04955-054

Table 6. SPI Master Mode Timing (Phase Mode = 1)

Parameter	Description	Min	Typ	Max	Unit
t_{SL}	SCLK low pulse width ¹		$(\text{SPIDIV} + 1) \times t_{HCLK}$		ns
t_{SH}	SCLK high pulse width ¹		$(\text{SPIDIV} + 1) \times t_{HCLK}$		ns
t_{DAV}	Data output valid after SCLK edge			25	ns
t_{DSU}	Data input setup time before SCLK edge ²	$1 \times t_{UCLK}$			ns
t_{DHD}	Data input hold time after SCLK edge ²	$2 \times t_{UCLK}$			ns
t_{DF}	Data output fall time		5	12.5	ns
t_{DR}	Data output rise time		5	12.5	ns
t_{SR}	SCLK rise time		5	12.5	ns
t_{SF}	SCLK fall time		5	12.5	ns

¹ t_{HCLK} depends on the clock divider or CD bits in the POWCONMMR. $t_{HCLK} = t_{UCLK}/2^{CD}$; see Figure 67.

² $t_{UCLK} = 23.9$ ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 67.




Figure 15. SPI Master Mode Timing (Phase Mode = 1)

04955-015

Table 7. SPI Master Mode Timing (Phase Mode = 0)

Parameter	Description	Min	Typ	Max	Unit
t_{SL}	SCLK low pulse width ¹		$(\text{SPIDIV} + 1) \times t_{\text{HCLK}}$		ns
t_{SH}	SCLK high pulse width ¹		$(\text{SPIDIV} + 1) \times t_{\text{HCLK}}$		ns
t_{DAV}	Data output valid after SCLK edge			25	ns
t_{DOSU}	Data output setup before SCLK edge			75	ns
t_{DSU}	Data input setup time before SCLK edge ²	$1 \times t_{\text{UCLK}}$			ns
t_{DHD}	Data input hold time after SCLK edge ²	$2 \times t_{\text{UCLK}}$			ns
t_{DF}	Data output fall time		5	12.5	ns
t_{DR}	Data output rise time		5	12.5	ns
t_{SR}	SCLK rise time		5	12.5	ns
t_{SF}	SCLK fall time		5	12.5	ns

¹ t_{HCLK} depends on the clock divider or CD bits in the POWCONMMR. $t_{\text{HCLK}} = t_{\text{UCLK}}/2^{\text{CD}}$; see Figure 67.

² $t_{\text{UCLK}} = 23.9$ ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 67.




Figure 16. SPI Master Mode Timing (Phase Mode = 0)

04955-056

Table 8. SPI Slave Mode Timing (Phsae Mode = 1)

Parameter	Description	Min	Typ	Max	Unit
t_{CS}	CS to SCLK edge ¹		$(2 \times t_{HCLK}) + (2 \times t_{UCLK})$		ns
t_{SL}	SCLK low pulse width ²		$(SPIDIV + 1) \times t_{HCLK}$		ns
t_{SH}	SCLK high pulse width ²		$(SPIDIV + 1) \times t_{HCLK}$		ns
t_{DAV}	Data output valid after SCLK edge			25	ns
t_{DSU}	Data input setup time before SCLK edge ¹	$1 \times t_{UCLK}$			ns
t_{DHD}	Data input hold time after SCLK edge ¹	$2 \times t_{UCLK}$			ns
t_{DF}	Data output fall time		5	12.5	ns
t_{DR}	Data output rise time		5	12.5	ns
t_{SR}	SCLK rise time		5	12.5	ns
t_{SF}	SCLK fall time		5	12.5	ns
t_{SFS}	CS high after SCLK edge	0			ns

¹ $t_{UCLK} = 23.9$ ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 67.

² t_{HCLK} depends on the clock divider or CD bits in the POWCONMMR. $t_{HCLK} = t_{UCLK}/2^{CD}$; see Figure 67.




Figure 17. SPI Slave Mode Timing (Phase Mode = 1)

Table 9. SPI Slave Mode Timing (Phase Mode = 0)

Parameter	Description	Min	Typ	Max	Unit
t_{CS}	\overline{CS} to SCLK edge ¹		$(2 \times t_{HCLK}) + (2 \times t_{UCLK})$		ns
t_{SL}	SCLK low pulse width ²		$(SPIDIV + 1) \times t_{HCLK}$		ns
t_{SH}	SCLK high pulse width ²		$(SPIDIV + 1) \times t_{HCLK}$		ns
t_{DAV}	Data output valid after SCLK edge			25	ns
t_{DSU}	Data input setup time before SCLK edge ¹	$1 \times t_{UCLK}$			ns
t_{DHD}	Data input hold time after SCLK edge ¹	$2 \times t_{UCLK}$			ns
t_{DF}	Data output fall time		5	12.5	ns
t_{DR}	Data output rise time		5	12.5	ns
t_{SR}	SCLK rise time		5	12.5	ns
t_{SF}	SCLK fall time		5	12.5	ns
t_{DOCS}	Data output valid after \overline{CS} edge			25	ns
t_{SFS}	\overline{CS} high after SCLK edge	0			ns

¹ $t_{UCLK} = 23.9$ ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 67.

² t_{HCLK} depends on the clock divider or CD bits in the POWCONMMR. $t_{HCLK} = t_{UCLK}/2^{CD}$; see Figure 67.




Figure 18. SPI Slave Mode Timing (Phase Mode = 0)

04955-058

ABSOLUTE MAXIMUM RATINGS

$AGND = REFGND = DACGND = GND_{REF}$, $T_A = 25^\circ C$, unless otherwise noted.

Table 10.

Parameter	Rating
AV_{DD} to IOV_{DD}	-0.3 V to $+0.3\text{ V}$
$AGND$ to $DGND$	-0.3 V to $+0.3\text{ V}$
IOV_{DD} to $IOGND$, AV_{DD} to $AGND$	-0.3 V to $+6\text{ V}$
Digital Input Voltage to $IOGND$	-0.3 V to $+5.3\text{ V}$
Digital Output Voltage to $IOGND$	-0.3 V to $IOV_{DD} + 0.3\text{ V}$
V_{REF} to $AGND$	-0.3 V to $AV_{DD} + 0.3\text{ V}$
Analog Inputs to $AGND$	-0.3 V to $AV_{DD} + 0.3\text{ V}$
Analog Outputs to $AGND$	-0.3 V to $AV_{DD} + 0.3\text{ V}$
Operating Temperature Range, Industrial	$-40^\circ C$ to $+125^\circ C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Junction Temperature	$150^\circ C$
θ_{JA} Thermal Impedance	
40-Lead LFCSP	$26^\circ C/W$
49-Ball CSP_BGA	$80^\circ C/W$
64-Lead LFCSP	$24^\circ C/W$
64-Ball CSP_BGA	$75^\circ C/W$
64-Lead LQFP	$47^\circ C/W$
80-Lead LQFP	$38^\circ C/W$
Peak Solder Reflow Temperature	
SnPb Assemblies (10 sec to 30 sec)	$240^\circ C$
RoHS Compliant Assemblies (20 sec to 40 sec)	$260^\circ C$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.


ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

ADuC7019/ADuC7020/ADuC7021/ADuC7022




NOTES

1. THE EXPOSED PAD MUST BE SOLDERED FOR MECHANICAL PURPOSES AND LEFT UNCONNECTED.

04955-064

Figure 19. 40-Lead LFCSP_WQ Pin Configuration (ADuC7019)



NOTES

1. THE EXPOSED PAD MUST BE SOLDERED FOR MECHANICAL PURPOSES AND LEFT UNCONNECTED.

04955-090

Figure 20. 40-Lead LFCSP_WQ Pin Configuration (ADuC7020)




Figure 21. 40-Lead LFCSP_WQ Pin Configuration (ADuC7021)





Figure 22. 40-Lead LFCSP_WQ Pin Configuration (ADuC7022)

Table 11. Pin Function Descriptions (ADuC7019/ADuC7020/ADuC7021/ADuC7022)

Pin No.			Mnemonic	Description
7019/7020	7021	7022		
38	37	36	ADC0	Single-Ended or Differential Analog Input 0.
39	38	37	ADC1	Single-Ended or Differential Analog Input 1.
40	39	38	ADC2/CMP0	Single-Ended or Differential Analog Input 2/Comparator Positive Input.
1	40	39	ADC3/CMP1	Single-Ended or Differential Analog Input 3 (Buffered Input on ADuC7019)/ Comparator Negative Input.
2	1	40	ADC4	Single-Ended or Differential Analog Input 4.
-	2	1	ADC5	Single-Ended or Differential Analog Input 5.
-	3	2	ADC6	Single-Ended or Differential Analog Input 6.
-	4	3	ADC7	Single-Ended or Differential Analog Input 7.
-	-	4	ADC8	Single-Ended or Differential Analog Input 8.
-	-	5	ADC9	Single-Ended or Differential Analog Input 9.
3	5	6	GND _{REF}	Ground Voltage Reference for the ADC. For optimal performance, the analog power supply should be separated from IOGND and DGND.
4	6	-	DAC0/ADC12	DAC0 Voltage Output/Single-Ended or Differential Analog Input 12.
5	7	-	DAC1/ADC13	DAC1 Voltage Output/Single-Ended or Differential Analog Input 13.
6	-	-	DAC2/ADC14	DAC2 Voltage Output/Single-Ended or Differential Analog Input 14.
7	-	-	DAC3/ADC15	DAC3 Voltage Output on ADuC7020. On the ADuC7019, a 10 nF capacitor must be connected between this pin and AGND/Single-Ended or Differential Analog Input 15 (see Figure 53).
8	8	7	TMS	Test Mode Select, JTAG Test Port Input. Debug and download access. This pin has an internal pull-up resistor to IOV _{DD} . In some cases, an external pull-up resistor (~100K) is also required to ensure that the part does not enter an erroneous state.
9	9	8	TDI	Test Data In, JTAG Test Port Input. Debug and download access.
10	10	9	BM/P0.0/CMP _{OUT} /PLAI[7]	Multifunction I/O Pin. Boot Mode (BM). The ADuC7019/20/21/22 enter serial download mode if BM is low at reset and execute code if BM is pulled high at reset through a 1 kΩ resistor/General-Purpose Input and Output Port 0.0/Voltage Comparator Output/Programmable Logic Array Input Element 7.
11	11	10	P0.6/T1/MRST/PLAO[3]	Multifunction Pin. Driven low after reset. General-Purpose Output Port 0.6/Timer1 Input/Power-On Reset Output/Programmable Logic Array Output Element 3.
12	12	11	TCK	Test Clock, JTAG Test Port Input. Debug and download access. This pin has an internal pull-up resistor to IOV _{DD} . In some cases an external pull-up resistor (~100K) is also required to ensure that the part does not enter an erroneous state.
13	13	12	TDO	Test Data Out, JTAG Test Port Output. Debug and download access.
14	14	13	IOGND	Ground for GPIO (see Table 78). Typically connected to DGND.
15	15	14	IOV _{DD}	3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
16	16	15	LV _{DD}	2.6 V Output of the On-Chip Voltage Regulator. This output must be connected to a 0.47 μF capacitor to DGND only.
17	17	16	DGND	Ground for Core Logic.
18	18	17	P0.3/TRST/ADC _{BUSY}	General-Purpose Input and Output Port 0.3/Test Reset, JTAG Test Port Input/ADC _{BUSY} Signal Output.
19	19	18	RST	Reset Input, Active Low.
20	20	19	IRQ0/P0.4/PWM _{TRIP} /PLAO[1]	Multifunction I/O Pin. External Interrupt Request 0, Active High/General-Purpose Input and Output Port 0.4/PWM Trip External Input/Programmable Logic Array Output Element 1.
21	21	20	IRQ1/P0.5/ADC _{BUSY} /PLAO[2]	Multifunction I/O Pin. External Interrupt Request 1, Active High/General-Purpose Input and Output Port 0.5/ADC _{BUSY} Signal Output/Programmable Logic Array Output Element 2.

Pin No.			Mnemonic	Description
7019/7020	7021	7022		
22	22	21	P2.0/SPM9/PLAO[5]/CONV _{START}	Serial Port Multiplexed. General-Purpose Input and Output Port 2.0/UART/ Programmable Logic Array Output Element 5/Start Conversion Input Signal for ADC.
23	23	22	P0.7/ECLK/XCLK/SPM8/PLAO[4]	Serial Port Multiplexed. General-Purpose Input and Output Port 0.7/ Output for External Clock Signal/Input to the Internal Clock Generator Circuits/UART/ Programmable Logic Array Output Element 4.
24	24	23	XCLKO	Output from the Crystal Oscillator Inverter.
25	25	24	XCLKI	Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits.
26	26	25	P1.7/SPM7/PLAO[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.7/UART, SPI/Programmable Logic Array Output Element 0.
27	27	26	P1.6/SPM6/PLAI[6]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.6/UART, SPI/Programmable Logic Array Input Element 6.
28	28	27	P1.5/SPM5/PLAI[5]/IRQ3	Serial Port Multiplexed. General-Purpose Input and Output Port 1.5/UART, SPI/Programmable Logic Array Input Element 5/External Interrupt Request 3, Active High.
29	29	28	P1.4/SPM4/PLAI[4]/IRQ2	Serial Port Multiplexed. General-Purpose Input and Output Port 1.4/UART, SPI/Programmable Logic Array Input Element 4/External Interrupt Request 2, Active High.
30	30	29	P1.3/SPM3/PLAI[3]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.3/UART, I2C1/Programmable Logic Array Input Element 3.
31	31	30	P1.2/SPM2/PLAI[2]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.2/UART, I2C1/Programmable Logic Array Input Element 2.
32	32	31	P1.1/SPM1/PLAI[1]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.1/UART, I2C0/Programmable Logic Array Input Element 1.
33	33	32	P1.0/T1/SPM0/PLAI[0]	Serial Port Multiplexed. General-Purpose Input and Output Port 1.0/ Timer1 Input/UART, I2C0/Programmable Logic Array Input Element 0.
34	–	–	P4.2/PLAO[10]	General-Purpose Input and Output Port 4.2/Programmable Logic Array Output Element 10.
35	34	33	V _{REF}	2.5 V Internal Voltage Reference. Must be connected to a 0.47 µF capacitor when using the internal reference.
36	35	34	AGND	Analog Ground. Ground reference point for the analog circuitry.
37	36	35	AV _{DD}	3.3 V Analog Power.
0	0	0	EP	Exposed Pad. The pin configuration for the ADuC7019/ADuC7020/ ADuC7021/ADuC7022 has an exposed pad that must be soldered for mechanical purposes and left unconnected.


ADuC7024/ADuC7025



NOTES
1. THE EXPOSED PAD MUST BE SOLDERED FOR MECHANICAL PURPOSES AND LEFT UNCONNECTED.

04955.067

Figure 23. 64-Lead LFCSP_VQ Pin Configuration (ADuC7024/ADuC7025)



04955.068

Figure 24. 64-Lead LQFP Pin Configuration (ADuC7024/ADuC7025)