# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# **ANALOG<br>DEVICES**

### Micropower, Dual-Channel Digital Isolators

## Data Sheet **ADuM1240/ADuM1241/ADuM1245/ADuM1246**

### **FEATURES**

**Ultralow power operation** 

#### **3.3 V operation**

**5.6 µA per channel quiescent current, refresh enabled 0.3 µA per channel quiescent current, refresh disabled 148 µA/Mbps per channel typical dynamic current** 

### **2.5 V operation**

**3.1 µA per channel quiescent current, refresh enabled** 

**0.1 µA per channel quiescent current, refresh disabled 116 µA/Mbps per channel typical dynamic current Small, 20-lead SSOP package and small 8-lead SOIC package** 

**Bidirectional communication** 

**Up to 2 Mbps data rate nonreturn to zero (NRZ)** 

**High temperature operation: 125°C** 

**High common-mode transient immunity: >25 kV/µs** 

### **Safety and Regulatory Approvals**

**UL 1577 component recognition program 3750 V rms for 1 minute per UL 1577 (20-lead SSOP) 3000 V rms for 1 minute per UL 1577 (8-lead SOIC) CSA Component Acceptance Notice 5A** 

**VDE certificate of conformity** 

**DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12** 

**VIORM = 849 V peak (20-lead SSOP)** 

### **VIORM = 560 V peak (8-lead SOIC)**

### **APPLICATIONS**

**General-purpose, low power, multichannel isolation 1 MHz low power serial peripheral interface (SPI) 4 mA to 20 mA loop process control** 

### **GENERAL DESCRIPTION**

The ADuM1240/ADuM1241/ADuM1245/ADuM1246<sup>1</sup> are micropower, 2-channel, digital isolators based on the Analog Devices, Inc., iCoupler® technology. Combining high speed, complementary metal oxide semiconductor (CMOS) and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to the alternatives, such as optocoupler devices. The 20-lead SSOP version of the ADuM1240/ADuM1241/ ADuM1245/ADuM1246 allows control of the internal refresh

functions. As shown in Figure 3, in standard operating mode, when  $EN_x = 0$  (internal refresh enabled), the current per channel is less than 10 µA.

When  $EN_x = 1$  (internal refresh disabled), the current per channel drops to less than 1 µA.



### **FUNCTIONAL BLOCK DIAGRAMS**



Figure 2. 8-Lead SOIC Package Functional Block Diagram

### The ADuM1240/ADuM1241/ADuM1245/ADuM1246 are

packaged in either a 20-lead SSOP for 3.75 kV reinforced isolation or an 8-lead SOIC for 3 kV basic isolation. The devices meet regulatory requirements, such as UL and CSA standards.

In addition to the space saving package options, the ADuM1240/ ADuM1241/ADuM1245/ADuM1246 operate with supplies as low as 2.25 V. All models provide low, pulse width distortion at <8 ns. In addition, every model has an input glitch filter to protect against extraneous noise disturbances.



Figure 3. Typical Total Supply Current (IDD1 + IDD2) per Channel (VDDx = 3.3 V) as a Function of Data Rate

1 Protected by U.S. Patents 5,952,849, 6,873,065, 7,075,329, 6,262,600. Other patents pending.

#### **Rev. B Document Feedback**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com** 

### TABLE OF CONTENTS



### **REVISION HISTORY**

#### **9/2016—Rev. A to Rev. B**



### **3/2014—Rev. 0 to Rev. A**







### **12/2013—Revision 0: Initial Version**

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 3.3$  V. Minimum and maximum specifications apply over the entire recommended operation range of 3.0 V ≤ V<sub>DD1</sub> ≤ 3.6 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V, and −40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

### **Table 1.**



 $^1$  t<sub>PSK</sub> is the magnitude of the worst case difference in t<sub>PHL</sub> and t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

#### **Table 2.**



#### **Table 3.**





 $1 V_{DDx} = V_{DD1}$  or  $V_{DD2}$ .

 $^2$  |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>ouT</sub> > 0.8 V<sub>DDx</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### **ELECTRICAL CHARACTERISTICS—2.5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 2.5$  V. Minimum and maximum specifications apply over the entire recommended operation range of 2.25 V ≤ V<sub>DD1</sub> ≤ 2.75 V, 2.25 V ≤ V<sub>DD2</sub> ≤ 2.75 V, and −40°C ≤ T<sub>A</sub> ≤ +125°C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### **Table 4.**



 $^1$  t<sub>PSK</sub> is the magnitude of the worst case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

### **Table 5.**



**Table 6.** 



<sup>1</sup> V<sub>DDx</sub> = V<sub>DD1</sub> or V<sub>DD2</sub>.<br><sup>2</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>ouT</sub> > 0.8 V<sub>DD×</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### **ELECTRICAL CHARACTERISTICS—V**<sub>DD1</sub> = 3.3 V, V<sub>DD2</sub> = 2.5 V OPERATION

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{\text{DD1}} = 3.3$  V, and  $V_{\text{DD2}} = 2.5$  V. Minimum and maximum specifications apply over the entire recommended operation range of 3.0 V ≤ V<sub>DD1</sub> ≤ 3.6 V, 2.25 V ≤ V<sub>DD2</sub> ≤ 2.75 V, and  $-40^{\circ}$ C ≤ T<sub>A</sub> ≤ +125<sup>o</sup>C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

For dc specifications and ac specifications, see Table 3 for parameters related to Side 1 operation, and see Table 6 for parameters related to Side 2 operation.

#### **Table 7.**



 $^1$  t<sub>PSK</sub> is the magnitude of the worst case difference in t<sub>PH</sub> or t<sub>PH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. **Table 8.** 



### **ELECTRICAL CHARACTERISTICS—V**<sub>DD1</sub> = 2.5 V, V<sub>DD2</sub> = 3.3 V OPERATION

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{DD1}} = 2.5$  V, and  $V_{\text{DD2}} = 3.3$  V. Minimum and maximum specifications apply over the entire recommended operation range of 2.25 V ≤ V<sub>DD1</sub> ≤ 2.75 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V, and  $-40^{\circ}$ C ≤ T<sub>A</sub> ≤ +125<sup>o</sup>C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

For dc specifications and ac specifications, see Table 6 for parameters related to Side 1 operation, and see Table 3 for parameters related to Side 2 operation.

#### **Table 9.**



 $^1$  t<sub>PSK</sub> is the magnitude of the worst case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

#### **Table 10.**



### **PACKAGE CHARACTERISTICS**

### **Table 11.**



<sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

### **REGULATORY INFORMATION**

See Table 18 and the Absolute Maximum Ratings section for recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

#### **Table 12.**



<span id="page-7-0"></span>1 In accordance with UL1577, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage ≥3000 V rms for 1 second (current leakage detection limit =  $5 \mu$ A).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marked on the component designates DIN V VDE V 0884-10 approval.

### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

#### **Table 13.**



### **DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marked on packages denotes DIN V VDE V 0884-10 approval.

### **Table 14. 8-Lead SOIC (R-8)**



**Table 15. 20-Lead SSOP (RS-20)** 





Figure 4. Thermal Derating Curve, Dependent on Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

### **RECOMMENDED OPERATING CONDITIONS**

#### **Table 16.**



<sup>1</sup> See the DC Correctness and Low Power Operation section for more information.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 17.**



<sup>1</sup> See Figure 4 for maximum rated current values for various temperatures. <sup>2</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings can cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **CONTINUOUS WORKING VOLTAGE**

#### **Table 18. Maximum Continuous Working Voltage<sup>1</sup>**



<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $V_{DD1}$   $\boxed{1}$ **GND<sup>1</sup> 2**  $NIC<sub>3</sub>$ **NIC 4**

 $EN_1$   $7$ <br>**NIC**  $8$ 

**GND<sup>1</sup>**

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. ADuM1240/ADuM1245 8-Lead SOIC (R-8) Pin Configuration



**VIA <u>B</u> ADuM1245**  $\mathbb{E}^0$  <sup>V</sup>OA **VIB <sup>6</sup> <sup>15</sup> VOB TOP VIEW (Not to Scale)**

**ADuM1240/**

 $\sqrt{12}$  NIC **9** 

**7 CO EN2** 

10 **11 GND**<sub>2</sub>

**VDD2 20**

**GND<sup>2</sup> 19 18 NIC 17 NIC**

**NIC 8 13 NIC**

<span id="page-11-0"></span>

#### **Table 19. ADuM1240/ADuM1245 8-Lead SOIC (R-8) and 20-Lead SSOP (RS-20) Pin Function Descriptions<sup>1</sup>**

<sup>1</sup> Reference AN-1109 for specific layout guidelines.

<sup>2</sup> N/A means not applicable.





Figure 7. ADuM1241/ADuM1246 8-Lead SOIC (R-8) Pin Configuration

Figure 8. ADuM1241/ADuM1246 20-Lead SSOP (RS-20) Pin Configuration

#### **Table 20. ADuM1241/ADuM1246 8-Lead SOIC (R-8) and 20-Lead SSOP (RS-20) Pin Function Descriptions<sup>1</sup>**



<sup>1</sup> Reference AN-1109 for specific layout guidelines.

<span id="page-12-0"></span><sup>2</sup> N/A means not applicable.

j.

**Table 21. Truth Table Abbreviations**

### **TRUTH TABLES**

Table 22 provides the truth table (positive logic) for the ADuM1240 and the ADuM1241, and Table 23 provides the truth table (positive logic) for the ADuM1245 and the ADuM1246. For a description of the abbreviations used in the truth tables, see Table 21.





**Table 22. ADuM1240/ADuM1241 Truth Table (Positive Logic)1, 2, 3**

<sup>1</sup> V<sub>Ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, C, or D).

 $^2$  V<sub>DDI</sub> refers to the power supply on the input side of a given channel (A, B, C, or D).

 $3$  V<sub>DDO</sub> refers to the power supply on the output side of a given channel (A, B, C, or D).

### **Table 23. ADuM1245/ADuM1246 Truth Table (Positive Logic)1, 2, 3**



<sup>1</sup> V<sub>Ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, C, or D).

 $^2$  V<sub>DDI</sub> refers to the power supply on the input side of a given channel (A, B, C, or D).

 $3$  V<sub>DDO</sub> refers to the power supply on the output side of a given channel (A, B, C, or D).

### TYPICAL PERFORMANCE CHARACTERISTICS







Figure 10. Current Consumption per Output vs. Data Rate for 2.5 V,  $EN_x = Low$  Operation



Figure 11. Current Consumption per Input vs. Data Rate for 3.3 V,  $EN_x = Low$  Operation



Figure 12. Current Consumption per Output vs. Data Rate for 3.3 V,  $EN_x = Low$  Operation



Figure 13. Current Consumption per Input vs. Data Rate for 2.5 V,  $EN_x = High Operation$ 



Figure 14. Current Consumption per Output vs. Data Rate for 2.5 V,  $EN_x = High\ Operator$ 



Figure 15. Current Consumption per Input vs. Data Rate for  $V_{DDx} = 3.3 V$ ,  $EN_x = High\ Operator$ 



Figure 16. Current Consumption per Output vs. Data Rate for  $V_{DDx} = 3.3 V$ ,  $EN_x = High Operation$ 

<span id="page-15-1"></span><span id="page-15-0"></span>

Figure 17. Typical I<sub>DDx</sub> Current per Input vs. Data Input Voltage for  $V_{DDx} = 3.3 V$ 



Figure 18. I<sub>DDx</sub> Current per Input vs. Data Input Voltage for V<sub>DDx</sub> = 2.5 V



Figure 19. Typical Input and Output Supply Current per Channel vs. Temperature for  $V_{\text{DDx}} = 2.5 V$ , Data Rate = 100 kbps







Figure 21. Typical Input and Output Supply Current per Channel vs. Temperature for  $V_{DDX} = 2.5 V$ , Data Rate = 1000 kbps



Figure 22. Typical Input and Output Supply Current per Channel vs. Temperature for  $V_{DDX} = 3.3$  V, Data Rate = 1000 kbps



Figure 23. Typical Propagation Delay vs. Temperature for  $V_{DDx} = 3.3 V$  or  $V_{DDx} = 2.5 V$ 





Figure 25. Typical Refresh Period vs. Temperature for 3.3 V and 2.5 V Operation



Figure 26. Typical Refresh Period vs. V<sub>DDx</sub> Voltage

### APPLICATIONS INFORMATION **PCB LAYOUT**

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both the input and output supply pins:  $V_{DD1}$  and  $V_{DD2}$  (see Figure 27). Maintain the capacitor value between 0.01 µF and 0.1 µF and for best results, ensure that the total lead length between both ends of the capacitor and the input power supply does not exceed 20 mm.

With proper PCB design choices, these digital isolators readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment. Refer to AN-1109 for PCB related electromagnetic interference (EMI) mitigation techniques, including board layout and stack up issues.



Figure 28. Recommended PCB Layout, 8-Lead SOIC (R-8)

For applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this equal capacitive coupling of pins can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

### **PROPAGATION DELAY RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input to output propagation delay time for a high to low transition can differ from the propagation delay time of a low to high transition.



Pulse width distortion is the maximum difference between these two propagation delay values, and an indication of how accurately the timing of the input signal is preserved.

Channel to channel matching refers to the maximum amount the propagation delay differs between channels within a single component of the ADuM1240/ADuM1241/ADuM1245/ ADuM1246.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1240/ ADuM1241/ADuM1245/ADuM1246 components operating under the same conditions.

### **DC CORRECTNESS AND LOW POWER OPERATION Standard Operating Mode**

Positive and negative logic transitions at the isolator input cause narrow  $(-1 \text{ ns})$  pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. When refresh and watchdog functions are enabled, by pulling  $EN<sub>1</sub>$  and EN2 low, in the absence of logic transitions at the input for more than ~140 µs, a periodic set of refresh pulses, indicative of the correct input state, is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 200 µs, the device assumes that the input side is unpowered or nonfunctional, in which case, the isolator watchdog circuit forces the output to a default state. The default state is either high, as in the ADuM1240 and ADuM1241 versions, or low, as in the ADuM1245 and ADuM1246 versions.

### **Low Power Operating Mode**

For the lowest power consumption, disable the refresh and watchdog functions of the ADuM1240/ADuM1241/ADuM1245/  $ADuM1246$  by pulling  $EN_1$  and  $EN_2$  to logic high. These control pins must be set to the same value on each side of the component for proper operation.

In this mode, the current consumption of the chip drops to the microampere range. However, be careful when using this mode, because dc correctness is no longer guaranteed at startup. For example, if the following sequence of events occurs:

- 1. Power is applied to Side 1.
- 2. A high level is asserted on the  $V<sub>IA</sub>$  input.
- 3. Power is applied to Side 2.

The high on  $V_{IA}$  is not automatically transferred to the Side 2 V<sub>OA</sub>, and there can be a level mismatch that is not corrected until a transition occurs at VIA. When power is stable on each side, and a transition occurs on the input of the channel, the input and output state of that channel is correctly matched. This contingency can be resolved in several ways, such as sending dummy data, or toggling refresh on for a short period to force synchronization after turn on.

#### **Recommended Input Voltage for Low Power Operation**

The ADuM1240/ADuM1241/ADuM1245/ADuM1246

implement Schmitt trigger input buffers so that the devices operate cleanly in low data rate, or in noisy environments. Schmitt triggers allow a small amount of shoot through current when the input voltage is not approximate to either  $V_{DDx}$  or  $GND_x$  levels. Shoot through is possible because the two transistors are both slightly on when input voltages are in the middle of the supply range. For many digital devices, this leakage is not a large portion of the total supply current and cannot be noticed; however, in the ultralow power

ADuM1240/ADuM1241/ADuM1245/ADuM1246, this leakage can be larger than the total operating current of the device and must not be ignored.

To achieve optimum power consumption with the ADuM1240/ ADuM1241/ADuM1245/ADuM1246, always drive the inputs as near to  $V_{\text{DDx}}$  or  $\text{GND}_x$  levels as possible. Figure 17 and Figure 18 illustrate the shoot through leakage of an input; therefore, whereas the logic thresholds of the input are standard CMOS levels, optimum power performance is achieved when the input logic levels are driven within 0.5 V of either  $V_{\text{DDx}}$  or  $\text{GND}_x$  levels.

### **MAGNETIC FIELD IMMUNITY**

The limitation on the magnetic field immunity of the device is set by the condition in which, induced voltage in the transformer receiving coil is sufficiently large, to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM1240 is examined in a 3 V operating condition, because it represents the typical mode of operation for these products.

The pulses at the transformer output have an amplitude greater than 1.5 V. The decoder has a sensing threshold of about 1.0 V, therefore establishing a 0.5 V margin in which induced voltages are tolerated. The voltage induced across the receiving coil is given by

$$
V = (-d\beta/dt)\sum \pi r_n^2
$$
;  $n = 1, 2, ..., N$ 

where:

 $\beta$  is the magnetic flux density.

 $r_n$  is the radius of the  $n^{th}$  turn in the receiving coil. N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM1240, and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 30.



Figure 30. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst case polarity, during a transmitted pulse, it would reduce the received pulse from >1.0 V to 0.75 V. This is still higher than the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1240 transformers. Figure 31 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM1240 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component, could potentially be a concern. For the 1 MHz example noted, the user would have to place a 1.2 kA current 5 mm away from the ADuM1240 to affect component operation.



Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Avoid PCB structures that form loops.

### **POWER CONSUMPTION**

The supply current with refresh enabled at a given channel of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 isolators, is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by



For each output channel, the supply current is given by



 $f > 0.5 f_r$ 

where:

 $I_{DDI(D)}$  and  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

 $f$  is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps) =  $1/T_r$  ( $\mu$ s).

 $I_{DDI(Q)}$  and  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to V<sub>DD1</sub> and V<sub>DD2</sub> are calculated and totaled. Figure 9 through Figure 16 show per channel supply currents as a function of data rate for an unloaded output condition.

### **INSULATION LIFETIME**

All insulation structures eventually degrade, when subjected to voltage stress for a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the

#### ADuM1240/ADuM1241/ADuM1245/ADuM1246.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

### Data Sheet **ADuM1240/ADuM1241/ADuM1245/ADuM1246**

The values shown in Table 18 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life, in some cases.

The insulation lifetime of the ADuM1240/ADuM1241/

ADuM1245/ADuM1246 depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 19, Figure 20, and Figure 21 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime, under the ac bipolar condition, determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages, while still achieving a 50-year service life. The working voltages listed in Table 18 can be applied while maintaining the 50 year minimum lifetime, provided the voltages conform to either the unipolar ac or dc voltage case. Treat any cross-insulation voltage waveform that does not conform to Figure 33 or Figure 34 as a bipolar ac waveform, and limit peak voltage to the 50-year lifetime voltage value listed in Table 18.

Note that the voltage presented in Figure 33 is shown as sinusoidal for illustration purposes only. It represents any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage must not cross 0 V.



### OUTLINE DIMENSIONS



Dimensions shown in millimeters

### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

<span id="page-21-0"></span> $^2$  Tape and reel is available. The addition of the -RL7 suffix indicates that the product is shipped on 7" tape and reel.

### **NOTES**

### <span id="page-23-0"></span>**NOTES**

### **NOTES**

Rev. B | Page 24 of 24

www.analog.com