# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## Dual-Channel Isolators with Integrated DC-to-DC Converters

Data Sheet **ADuM5210/ADuM5211/ADuM5212** 

### **FEATURES**

*iso***Power integrated, isolated dc-to-dc converter Regulated 3.15 V to 5.25 V output Up to 150 mW output power Dual dc-to-100 Mbps (NRZ) signal isolation channels Soft start power supply 20-lead SSOP package with 5.3 mm creepage Supports SPI up to 15 MHz High temperature operation: 105°C High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals UL recognition (pending) 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A (pending) VDE certificate of conformity (pending) DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 560 V peak** 

#### **APPLICATIONS**

**RS-232 transceivers Power supply start-up bias and gate drives Isolated sensor interfaces Industrial PLCs** 

#### **GENERAL DESCRIPTION**

The ADuM5210/ADuM5211/ADuM5212<sup>1</sup> are dual-channel digital isolators with isoPower®, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., iCoupler® technology, the dc-todc converter provides regulated, isolated power that is adjustable between 3.15 V and 5.25 V. Input supply voltages can range from slightly below the required output to significantly higher. Popular voltage combinations and their associated power levels are shown in Table 2.

The ADuM5210/ADuM5211/ADuM5212 eliminate the need for a separate, isolated dc-to-dc converter in low power, isolated designs. The iCoupler chip-scale transformer technology is used for isolated logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

isoPower uses high frequency switching elements to transfer power through its transformer. Take special care during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 Application Note for board layout recommendations.

#### **FUNCTIONAL BLOCK DIAGRAM**



**Table 1. Data I/O Port Assignments** 



#### **Table 2. Power Levels**



<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

#### **Rev. B Document Feedback**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

### TABLE OF CONTENTS



### **REVISION HISTORY**



#### **1/13—Revision 0: Initial Version**



### **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = V<sub>DDP</sub> = 5 V, V<sub>SEL</sub> resistor network: R1 = 10 kΩ, R2 = 30.9 kΩ between V<sub>ISO</sub> and GND<sub>ISO</sub>. Minimum/maximum specifications apply over the entire recommended operation range, which is  $4.5 \text{ V} \le V_{\text{DD1}}$ ,  $V_{\text{DD2}}$ ,  $V_{\text{DDP}} \le 5.5 \text{ V}$ and −40°C ≤ T<sub>A</sub> ≤ +105°C, unless otherwise noted. Switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels, unless otherwise noted.



#### **Table 3. DC-to-DC Converter Static Specifications**

#### **Table 4. Data Channel Supply Current**



#### **Table 5. Switching Specifications**



#### **Table 6. Input and Output Characteristics**



 $^1$  (CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining Vox > 0.8 × Vpo or 0.8 × Vpo for a high input or Vox < 0.8 × Vpo or 0.8 × Vpo for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> =V<sub>DD2</sub> = V<sub>DDP</sub> = 3.3 V, V<sub>SEL</sub> resistor network: R1 = 10 kΩ, R2 = 16.9 kΩ between V<sub>ISO</sub> and GND<sub>ISO</sub>. Minimum/maximum specifications apply over the entire recommended operation range, which is 3.0 V  $\leq$  V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDP</sub>  $\leq$ 3.6 V, and −40°C ≤ T<sub>A</sub> ≤ +105°C, unless otherwise noted. Switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels, unless otherwise noted.

The digital isolator channels and the power section work independently, and under the operating voltages in this section, there may not be sufficient current from the V<sub>ISO</sub> to run both data channels at the maximum data rate. Verify that the application is within the power capability of  $V_{ISO}$  if that supply is providing power to  $V_{DD2}$ .

<b>Parameter</b>	Symbol	Min	Typ	Max	Unit	<b>Test Conditions/Comments</b>
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V <sub>ISO</sub>		3.3		v	$Iiso = 10$ mA, R1 = 10 kΩ, R2 = 16.9 kΩ
<b>Thermal Coefficient</b>	$VISO$ (TC)		$-26$		$\mu V$ /°C	$\textsf{liso} = 20 \text{ mA}$
Line Regulation	V <sub>ISO (LINE)</sub>		20		mV/V	$I_{\text{ISO}} = 10 \text{ mA}$ , $V_{\text{DDP}} = 3.0 \text{ V}$ to 3.6 V
Load Regulation	V <sub>ISO (LOAD)</sub>		1.3	3	$\%$	$\ln 2$ mA to 18 mA
Output Ripple	V <sub>ISO (RIP)</sub>		50		$mV p-p$	20 MHz bandwidth, $C_{BO} = 0.1 \,\mu\text{F}    10 \,\mu\text{F}$ , $I_{ISO} = 18 \,\text{mA}$
<b>Output Noise</b>	V <sub>ISO</sub> (NOISE)		130		$mV p-p$	$C_{BO} = 0.1 \,\mu\text{F}$   10 $\mu\text{F}$ , $I_{ISO} = 18 \,\text{mA}$
Switching Frequency	$f_{\rm osc}$		125		<b>MHz</b>	
Pulse-Width Modulation Frequency	f <sub>PWM</sub>		600		kHz	
Output Supply	ISO (MAX)	20			mA	3.6 V > V <sub>ISO</sub> > 3 V
Efficiency at $I_{ISO (MAX)}$			27		$\%$	$liso = 18 mA$
$I_{\text{DDP}}$ , No $V_{\text{ISO}}$ Load	$I_{DDP(O)}$		3.3	10.5	mA	
I <sub>DDP</sub> , Full V <sub>ISO</sub> Load	<b>IDDP</b> (MAX)		77		mA	
<b>Thermal Shutdown</b>						
Shutdown Temperature			154		°C	
<b>Thermal Hysteresis</b>			10		°C	

**Table 7. DC-to-DC Converter Static Specifications**

#### **Table 8. Data Channel Supply Current**



#### **Table 9. Switching Specifications**



#### **Table 10. Input and Output Characteristics**



 $^1$  (CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining Vox > 0.8 × V $_{\text{DD}}$  or 0.8 × V $_{\text{SO}}$  for a input or Vox < 0.8 × V $_{\text{DD}}$  or 0.8 × V $_{\text{SD}}$  for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### Data Sheet **ADuM5210/ADuM5211/ADuM5212**

#### **ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DDP</sub> = 5 V, V<sub>DD2</sub> = 3.3 V, V<sub>SEL</sub> resistor network: R1 = 10 kΩ, R2 = 16.9 kΩ between V<sub>ISO</sub> and GND<sub>ISO</sub>. Minimum/maximum specifications apply over the entire recommended operation range which is  $4.5$  V  $\leq$  V<sub>DD1</sub>, V<sub>DDP</sub>  $\leq$  5.5 V, 3.0 V ≤ V<sub>DD2</sub> ≤ 3.6 V, and −40°C ≤ T<sub>A</sub> ≤ +105°C, unless otherwise noted. Switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels, unless otherwise noted.



#### **Table 11. DC-to-DC Converter Static Specifications**

#### **Table 12. Data Channel Supply Current**



#### **Table 13. Switching Specifications**



#### **Table 14. Input and Output Characteristics**



 $^1$  (CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining Vox > 0.8 × V $_{\text{DD}}$  or 0.8 × V $_{\text{SO}}$  for a input or Vox < 0.8 × V $_{\text{DD}}$  or 0.8 × V $_{\text{SD}}$  for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **PACKAGE CHARACTERISTICS**

#### **Table 15. Thermal and Isolation Characteristics**



<sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together, and Pin 11 through Pin 20 are shorted together.

2 Input capacitance is from any input data pin to ground.

<sup>3</sup> See the Thermal Analysis section for thermal model definitions.

#### **REGULATORY APPROVALS**

#### **Table 16.**



<sup>1</sup> In accordance with UL 1577, each ADuM5210/ADuM5211/ADuM5212 is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit =  $10 \mu$ A).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM5210/ADuM5211/ADuM5212 is proof tested by applying an insulation test voltage ≥1590 V peak for 1 second (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

#### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

#### **Table 17. Critical Safety-Related Dimensions and Material Properties**



#### **DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

#### **Table 18. VDE Characteristics**





Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

#### **RECOMMENDED OPERATING CONDITIONS**



<sup>1</sup> Operation at 105°C requires reduction of the maximum load current as specified in Table 20.

<sup>2</sup> Each voltage is relative to its respective ground.

### Data Sheet **ADuM5210/ADuM5211/ADuM5212**

### ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

#### **Table 20.**



<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The V<sub>ISO</sub> provides current for dc and dynamic loads on the V<sub>ISO</sub> I/O channels. This current must be included when determining the total  $V_{ISO}$  supply current. For ambient temperatures between 85°C and 105°C, maximum allowed current is reduced.

 $3$  V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PCB Layout section.

<sup>4</sup> See Figure 2 for the maximum rated current values for various temperatures. <sup>5</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **Table 21. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime<sup>1</sup>**



 $1$  Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADuM5210 Pin Configuration



#### **Table 22. ADuM5210 Pin Function Descriptions**





#### **Table 23. ADuM5211 Pin Function Descriptions**





Figure 5. ADuM5212 Pin Configuration



#### **Table 24. ADuM5212 Pin Function Descriptions**

### **TRUTH TABLE**

![](_page_15_Picture_198.jpeg)

![](_page_15_Picture_199.jpeg)

#### **Table 26. Data Section Truth Table (Positive Logic)**

![](_page_15_Picture_200.jpeg)

<sup>1</sup> The references to I and O in this table refer to the input side and output side of a given data path and the associated power supply.

 $2 X =$  don't care.

 $3 Z$  = high impedance state.

### TYPICAL PERFORMANCE CHARACTERISTICS

![](_page_16_Figure_3.jpeg)

Figure 6. Typical Power Supply Efficiency at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V

![](_page_16_Figure_5.jpeg)

![](_page_16_Figure_6.jpeg)

![](_page_16_Figure_7.jpeg)

Figure 8. Typical Isolated Output Supply Current, I<sub>ISO</sub>, as a Function of External Load, at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V

![](_page_16_Figure_9.jpeg)

Figure 9. Typical Short-Circuit Input Current and Power vs. V<sub>DD1</sub> Supply Voltage

![](_page_16_Figure_11.jpeg)

Figure 10. Typical V<sub>ISO</sub> Transient Load Response, 5 V Output, 10% to 90% Load Step

![](_page_16_Figure_13.jpeg)

Figure 11. Typical Transient Load Response, 3 V Output, 10% to 90% Load Step

![](_page_17_Figure_1.jpeg)

Figure 12. Typical Transient Load Response, 5 V Input, 3.3 V Output, 10% to 90% Load Step

![](_page_17_Figure_3.jpeg)

Figure 13. Typical  $V_{ISO} = 5$  V Output Voltage Ripple at 90% Load

![](_page_17_Figure_5.jpeg)

Figure 14. Typical  $V_{ISO} = 3.3$  V Output Voltage Ripple at 90% Load

### Data Sheet **ADuM5210/ADuM5211/ADuM5212**

![](_page_17_Figure_8.jpeg)

Figure 15. Relationship Between Output Voltage and Required Input Voltage, Under Load, to Maintain >80% Duty Factor in the PWM

![](_page_17_Figure_10.jpeg)

Figure 16. Power Dissipation with a 30 mA Load vs. Temperature

![](_page_17_Figure_12.jpeg)

Figure 17. Power Dissipation with a 20 mA Load vs. Temperature

![](_page_18_Figure_2.jpeg)

Figure 18. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3.3 V Operation

![](_page_18_Figure_4.jpeg)

Figure 19. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (No Output Load)

![](_page_18_Figure_6.jpeg)

Figure 20. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (15 pF Output Load)

![](_page_18_Figure_8.jpeg)

Figure 21. Typical ADuM5210 V<sub>DD1</sub> or ADuM5212 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation

![](_page_18_Figure_10.jpeg)

Figure 22. Typical ADuM5210 V<sub>DD2</sub> or ADuM5212 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation

![](_page_18_Figure_12.jpeg)

Figure 23. Typical ADuM5211 V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3.3 V Operation

### APPLICATIONS INFORMATION

The dc-to-dc converter section of the ADuM5210/ADuM5211/ ADuM5212 works on principles that are common to most modern power supplies. It has a split controller architecture with isolated pulse-width modulation (PWM) feedback. VDDP power is supplied to an oscillating circuit that switches current into a chipscale air core transformer. Power transferred to the secondary side is rectified and regulated to a value between 3.15 V and 5.25 V, depending on the setpoint supplied by an external voltage divider (see Equation 1). The secondary ( $V_{ISO}$ ) side controller regulates the output by creating a PWM control signal that is sent to the primary ( $V_{\text{DDP}}$ ) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

$$
V_{ISO} = 1.25 \text{ V} \frac{(R1 + R2)}{R1} \tag{1}
$$

where:

 $R1$  is a resistor between  $V_{\text{SEL}}$  and  $\text{GND}_{\text{ISO}}$ .  $R2$  is a resistor between  $V_{\text{SEL}}$  and  $V_{\text{ISO}}$ .

Because the output voltage can be adjusted continuously there are an infinite number of operating conditions. This data sheet addresses three discrete operating conditions in the Specifications tables. Many other combinations of input and output voltage are possible; Figure 15 depicts the supported voltage combinations at room temperature. Figure 15 was generated by fixing the V<sub>ISO</sub> load and decreasing the input voltage until the PWM was at 80% duty cycle. Each of the curves represents the minimum input voltage that is required for operation under this criterion. For example, if the application requires 30 mA of output current at 5 V, the minimum input voltage at  $V_{DDP}$  is 4.25 V. Figure 15 also illustrates why the  $V_{DDP} = 3.3$  V input and  $V_{ISO} = 5$  V configuration is not recommended. Even at 10 mA of output current, the PWM cannot maintain less than 80% duty factor, leaving no margin to support load or temperature variations.

Typically, the ADuM5210/ADuM5211/ADuM5212 dissipate about 17% more power between room temperature and maximum temperature; therefore, the 20% PWM margin covers temperature variations.

The ADuM5210/ADuM5211/ADuM5212 implement undervoltage lockout (UVLO) with hysteresis on the primary and secondary side I/O pins as well as the V<sub>DDP</sub> power input. This feature ensures that the converter does not go into oscillation due to noisy input power or slow power-on ramp rates.

#### **PCB LAYOUT**

The ADuM5210/ADuM5211/ADuM5212 digital isolators with 0.15 W isoPower integrated dc-to-dc converters require no external interface circuitry for the logic interfaces. Power supply bypassing with a low ESR capacitor is required, as close to the chip pads as possible. The isoPower inputs require several

passive components to bypass the power effectively as well as set the output voltage and bypass the core voltage regulator (see Figure 24 through Figure 26).

![](_page_19_Figure_13.jpeg)

Figure 24. V<sub>DDP</sub> Bias and Bypass Components

![](_page_19_Figure_15.jpeg)

Figure 25. V<sub>ISO</sub> Bias and Bypass Components

The power supply section of the ADuM5210/ADuM5211/ ADuM5212 uses a 125 MHz oscillator frequency to efficiently pass power through its chip-scale transformers. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value bulk capacitor. These capacitors are most conveniently connected between Pin 9 and Pin 10 for V<sub>DDP</sub> and between Pin 11 and Pin 12 for V<sub>ISO</sub>. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 μF and 10 μF for  $V_{DD1}$ . The smaller capacitor must have a low ESR; for example, use of an NPO or X5R ceramic capacitor is advised. Ceramic capacitors are also recommended for the 10 μF bulk capacitance. An additional 10 nF capacitor can be added in parallel if further EMI reduction is required.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm.

![](_page_19_Figure_19.jpeg)

Figure 26. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side.

Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 20, thereby leading to latch-up and/or permanent damage.

#### **THERMAL ANALYSIS**

The ADuM5210/ADuM5211/ADuM5212 consist of four internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the chip is treated as a thermal unit, with the highest junction temperature reflected in the  $\theta_{IA}$  from Table 15. The value of  $\theta_{IA}$  is based on measurements taken with the parts mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5210/ADuM5211/ADuM5212 can operate at full load across the full temperature range without derating the output current.

#### **PROPAGATION DELAY PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see Figure 27). The propagation delay to a logic low output may differ from the propagation delay to a logic high.

![](_page_20_Figure_7.jpeg)

![](_page_20_Figure_8.jpeg)

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM5210/ADuM5211/ADuM5212 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM5210/ ADuM5211/ADuM5212 devices operating under the same conditions.

#### **EMI CONSIDERATIONS**

The dc-to-dc converter section of the ADuM5210/ADuM5211/ ADuM5212 components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See the AN-0971 Application Note for the most current PCB layout recommendations for the ADuM5210/ADuM5211/ADuM5212.

#### **DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY**

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of

logic transitions at the input for more than 1.6 µs, periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 6.4 µs, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. This situation should occur in the ADuM5210/ ADuM5211/ADuM5212 only during power-up and power-down operations.

The limitation on the ADuM5210/ADuM5211/ADuM5212 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3.3 V operating condition of the ADuM5210/ADuM5211/ADuM5212 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude of >1.5 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V = (-d\beta/dt)\sum \pi r_n^2
$$
;  $n = 1, 2, ..., N$ 

where:

 $β$  is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM5210/ ADuM5211/ADuM5212 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 28.

![](_page_20_Figure_25.jpeg)

Figure 28. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM5210/ ADuM5211/ADuM5212 transformers. Figure 29 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 29, the ADuM5210/ ADuM5211/ADuM5212 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current, placed 5 mm away from the ADuM5210/ ADuM5211/ADuM5212, is required to affect component operation.

![](_page_21_Figure_3.jpeg)

Figure 29. Maximum Allowable Current for Various Current-to-ADuM521x Spacings

Note that, in combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The V<sub>DDP</sub> power supply input provides power only to the converter. Power for the data channels is provided through  $V_{DD1}$  and  $V_{DD2}$ . These power supplies can be connected to  $V_{\text{DDP}}$  and  $V_{\text{ISO}}$ , if desired, or the supplies can receive power from an independent source. The converter should be treated as a standalone supply to be utilized at the discretion of the designer.

The V<sub>DD1</sub> or V<sub>DD2</sub> supply current at a given channel of the ADuM5210/ADuM5211/ADuM5212 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

![](_page_21_Picture_473.jpeg)

For each output channel, the supply current is given by

$$
I_{DDO} = I_{DDO(Q)} \qquad \qquad f \leq 0.5 f_r
$$

$$
I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}
$$
  

$$
f > 0.5 f_r
$$

where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

 $f$  is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to V<sub>DD1</sub> and V<sub>DD2</sub> are calculated and totaled. Figure 18 and Figure 19 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 20 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 21 through Figure 23 show the total V<sub>DD1</sub> and V<sub>DD2</sub> supply current as a function of data rate for ADuM5210/ADuM5211/ADuM5212 channel configurations.

10980-030

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM5210/ ADuM5211/ADuM5212.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 21 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the ADuM5210/ADuM5211/

ADuM5212 depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 30, Figure 31, and Figure 32 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of dc or unipolar ac voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 21 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the dc or unipolar ac voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 31 or Figure 32 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed in Table 21.

![](_page_22_Figure_9.jpeg)

Figure 32. Unipolar AC Waveform

### OUTLINE DIMENSIONS

![](_page_23_Figure_3.jpeg)

Figure 33. 20-Lead Shrink Small Outline Package [SSOP] (RS-20) Dimensions shown in millimeters

#### **ORDERING GUIDE**

![](_page_23_Picture_297.jpeg)

<sup>1</sup> The addition of an RL7 suffix designates a 7" tape and reel option.

 $2 Z =$  RoHS Compliant Part.

### **NOTES**

www.analog.com

**ANALOG<br>DEVICES** Rev. B | Page 24 of 24

**©2013–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10980-0-4/15(B)**