



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**FEATURES**

**74.25 MHz 16-/24-bit high definition input support**  
Compliant with SMPTE 274M (1080i), 296M (720p), and 240M (1035i)

**Six 11-bit, 297 MHz video DACs**  
16× (216 MHz) DAC oversampling for SD  
8× (216 MHz) DAC oversampling for ED  
4× (297 MHz) DAC oversampling for HD  
37 mA maximum DAC output current

**NTSC M, PAL B/D/G/H/I/M/N, PAL 60 support**  
NTSC and PAL square pixel operation (24.54 MHz/29.5 MHz)

**Multiformat video input support**  
4:2:2 YCrCb (SD, ED, and HD), 4:4:4 YCrCb (ED and HD), and 4:4:4 RGB (SD, ED, and HD)

**Multiformat video output support**  
Composite (CVBS) and S-Video (Y-C)  
Component YPrPb (SD, ED, and HD)  
Component RGB (SD, ED, and HD)

**Macrovision Rev 7.1.L1 (SD) and Rev 1.2 (ED) compliant**  
Simultaneous SD and ED/HD operation  
EIA/CEA-861B compliance support  
Copy generation management system (CGMS)  
Closed captioning and wide screen signaling (WSS)  
Integrated subcarrier locking to external video source  
Complete on-chip video timing generator  
On-chip test pattern generation  
On-board voltage reference (optional external input)

**Programmable features**  
Luma and chroma filter responses  
Vertical blanking interval (VBI)  
Subcarrier frequency ( $F_{sc}$ ) and phase  
Luma delay

**High definition (HD) programmable features**  
(720p/1080i/1035i)  
4× oversampling (297 MHz)  
Internal test pattern generator  
Fully programmable YCrCb to RGB matrix  
Gamma correction  
Programmable adaptive filter control  
Programmable sharpness filter control  
CGMS (720p/1080i) and CGMS Type B (720p/1080i)  
Undershoot limiter  
Dual data rate (DDR) input support

**Enhanced definition(ED) programmable features**  
(525p/625p)  
8× oversampling (216 MHz output)  
Internal test pattern generator  
Black bar, hatch, flat field/frame  
Individual Y and PrPb output delay  
Gamma correction  
Programmable adaptive filter control  
Fully programmable YCrCb to RGB matrix  
Undershoot limiter  
Macrovision Rev 1.2 (525p/625p) (ADV7342 only)  
CGMS (525p/625p) and CGMS Type B (525p)  
Dual data rate (DDR) input support

**Standard definition (SD) programmable features**  
16× oversampling (216 MHz)  
Internal test pattern generator  
Color and black bar  
Controlled edge rates for start and end of active video  
Individual Y and PrPb output delay  
Undershoot limiter  
Gamma correction  
Digital noise reduction (DNR)  
Multiple chroma and luma filters  
Luma-SSAF filter with programmable gain/attenuation  
PrPb SSAF  
Separate pedestal control on component and composite/S-Video output  
VCR FF/RW sync mode  
Macrovision Rev 7.1.L1 (ADV7342 only)  
Copy generation management system (CGMS)  
Wide screen signaling  
Closed captioning  
Serial MPU interface with I<sup>2</sup>C compatibility  
3.3 V analog operation, 1.8 V digital operation, and 1.8 V or 3.3 V I/O operation  
Temperature range: -40°C to +85°C  
Qualified for automotive applications

**APPLICATIONS**

DVD recorders and players  
High definition Blu-ray DVD players

## TABLE OF CONTENTS

|  |    |   |    |
|--|----|---|----|
| Features .....   | 1  | SD Subcarrier Frequency Lock.....                                       | 53 |
| Applications.....  | 1  | SD VCR FF/RW Sync .....   | 54 |
| Revision History .....   | 4  | Vertical Blanking Interval .....  | 54 |
| General Description .....  | 5  | SD Subcarrier Frequency Control.....                                    | 54 |
| Functional Block Diagram .....   | 6  | SD Noninterlaced Mode.....  | 54 |
| Specifications.....  | 7  | SD Square Pixel Mode .....  | 55 |
| Power Supply and Voltage Specifications.....   | 7  | Filters.....  | 56 |
| Voltage Reference Specifications .....   | 7  | ED/HD Test Pattern Color Controls .....                                 | 57 |
| Input Clock Specifications .....   | 7  | Color Space Conversion Matrix .....                                     | 57 |
| Analog Output Specifications.....  | 8  | SD Luma and Color Scale Control.....                                    | 59 |
| Digital Input/Output Specifications—3.3 V .....  | 8  | SD Hue Adjust Control.....  | 59 |
| Digital Input/Output Specifications—1.8 V .....  | 8  | SD Brightness Detect .....  | 59 |
| Digital Timing Specifications—3.3 V .....  | 9  | SD Brightness Control .....   | 59 |
| Digital Timing Specifications—1.8 V .....  | 10 | SD Input Standard Autodetection.....                                    | 60 |
| MPU Port Timing Specifications .....   | 11 | Double Buffering.....   | 61 |
| Power Specifications .....   | 11 | Programmable DAC Gain Control .....                                     | 61 |
| Video Performance Specifications .....   | 12 | Gamma Correction .....  | 61 |
| Timing Diagrams.....   | 13 | ED/HD Sharpness Filter and Adaptive Filter Controls.....                | 63 |
| Absolute Maximum Ratings.....  | 20 | ED/HD Sharpness Filter and Adaptive Filter Application<br>Examples..... | 64 |
| Thermal Resistance .....   | 20 | SD Digital Noise Reduction .....  | 65 |
| ESD Caution.....   | 20 | SD Active Video Edge Control .....                                      | 66 |
| Pin Configuration and Function Descriptions.....   | 21 | External Horizontal and Vertical Synchronization Control ...            | 68 |
| Typical Performance Characteristics .....  | 23 | Low Power Mode.....   | 69 |
| MPU Port Description .....   | 28 | Cable Detection .....   | 69 |
| I <sup>2</sup> C Operation.....  | 28 | DAC Autopower-Down.....   | 69 |
| Register Map Access.....   | 30 | Sleep Mode .....  | 70 |
| Register Programming.....  | 30 | Pixel and Control Port Readback.....                                    | 70 |
| Subaddress Register (SR7 to SR0) .....   | 30 | Reset Mechanism.....  | 70 |
| Input Configuration .....  | 48 | SD Teletext Insertion .....   | 70 |
| Standard Definition Only.....  | 48 | Printed Circuit Board Layout and Design .....                           | 72 |
| Enhanced Definition/High Definition Only .....   | 49 | Unused Pins .....   | 72 |
| Simultaneous Standard Definition and Enhanced<br>Definition/High Definition.....             | 49 | DAC Configurations .....  | 72 |
| Enhanced Definition Only (at 54 MHz) .....   | 50 | Voltage Reference .....   | 72 |
| Output Configuration .....   | 51 | Video Output Buffer and Optional Output Filter.....                     | 72 |
| Design Features.....   | 52 | Printed Circuit Board (PCB) Layout .....                                | 73 |
| Output Oversampling.....   | 52 | Typical Application Circuit.....  | 75 |
| HD Interlace External $\overline{P\_HSYNC}$ and $\overline{P\_VSYNC}$<br>Considerations..... | 53 | Copy Generation Management System.....                                  | 76 |
| ED/HD Timing Reset .....   | 53 | SD CGMS .....   | 76 |
|  |    | ED CGMS.....  | 76 |

|  |    |                                 |     |
|--|----|---------------------------------|-----|
| HD CGMS.....                               | 76 | ED/HD YPrPb Output Levels ..... | 89  |
| CGMS CRC Functionality .....               | 76 | SD/ED/HD RGB Output Levels..... | 90  |
| SD Wide Screen Signaling.....              | 79 | SD Output Plots .....           | 91  |
| SD Closed Captioning .....                 | 80 | Video Standards .....           | 92  |
| Internal Test Pattern Generation.....      | 81 | Configuration Scripts .....     | 94  |
| SD Test Patterns.....                      | 81 | Standard Definition .....       | 94  |
| ED/HD Test Patterns .....                  | 81 | Enhanced Definition .....       | 98  |
| SD Timing .....                            | 82 | High Definition .....           | 101 |
| HD Timing.....                             | 87 | Outline Dimensions.....         | 106 |
| Video Output Levels .....                  | 88 | Ordering Guide .....            | 106 |
| SD YPrPb Output Levels—SMPTE/EBU N10 ..... | 88 | Automotive Products.....        | 106 |

**REVISION HISTORY**

|  |           |
|--|-----------|
| <b>7/15—Rev. D to Rev. E</b>   |           |
| Changes to Features Section.....   | 1         |
| Changes to Ordering Guide .....  | 106       |
| Added Automotive Products Section.....   | 106       |
| <b>3/12—Rev. C to Rev. D</b>   |           |
| Changed ADV7340/ADV7341 to ADV7342/ADV7343.....  | 70        |
| <b>3/12—Rev. B to Rev. C</b>   |           |
| Reorganized Layout.....  | Universal |
| Change to Features Section .....   | 1         |
| Moved Revision History Section.....  | 4         |
| Change to Table 1 .....  | 5         |
| Changes to Digital Input/Output Specifications—  |           |
| 1.8 V Section .....  | 8         |
| Changes to Table 15.....   | 21        |
| Changes to Table 21.....   | 33        |
| Changes to Table 24.....   | 36        |
| Changes to Table 29.....   | 41        |
| Changes to Table 30.....   | 42        |
| Changes to 24-Bit 4:4:4 RGB Mode Section .....   | 48        |
| Deleted ED/HD Nonstandard Timing Mode Section, Figure 59,<br>and Table 42, Renumbered Sequentially .....   | 50        |
| Deleted Subaddress 0x84, Bits[2:1] Section, Timing Reset (TR)<br>Mode Section, Subcarrier Phase Reset (SCR) Mode Section, and<br>Figure 60 ..... | 51        |
| Deleted Figure 61.....   | 52        |
| Added External Sync Polarity Section .....   | 52        |
| Changed SD Subcarrier Frequency Lock, Subcarrier Phase<br>Reset, and Timing Reset Section to SD Subcarrier Frequency<br>Lock Section .....       | 53        |
| Changes to ED/HD Test Patterns Section .....   | 81        |
| <b>9/11—Rev. A to Rev. B</b>   |           |
| Changes to MPU Port Description Section .....  | 27        |
| <b>3/09—Rev. 0 to Rev. A</b>   |           |
| Changes to Features Section.....   | 1         |
| Deleted Detailed Features Section, Changes to Table 1.....   | 4         |
| Changes to Figure 1.....   | 5         |
| Changes to Table 6.....  | 7         |
| Added Digital Input/Output Specifications—1.8 V Section and<br>Table 7 .....   | 7         |
| Changes to Digital Timing Specifications—3.3 V Section and<br>Table 8 .....  | 8         |
| Added Table 9.....   | 9         |
| Changes to MPU Port Timing Specifications Section,<br>Default Conditions .....   | 10        |
| Deleted Figure 20.....   | 18        |
| Changes to Table 13 .....  | 19        |
| Changes to Table 15 .....  | 20        |
| Changes to MPU Port Description Section .....  | 27        |
| Changes to I <sup>2</sup> C Operation Section .....  | 27        |
| Added Table 16 .....   | 27        |
| Added Figure 49 .....  | 28        |
| Changes to Table 17 .....  | 29        |
| Changes to Table 18 .....  | 29        |
| Changes to Table 21, 0x30 Bit Description .....  | 32        |
| Changes to Table 29 .....  | 39        |
| Changes to Table 30 .....  | 40        |
| Changes to Table 31, 0xA0 Register Name .....  | 42        |
| Changes to Table 32 .....  | 43        |
| Added Table 33 and Table 34.....   | 44        |
| Changes to Standard Definition Only Section .....  | 46        |
| Added Figure 52 .....  | 47        |
| Changes to Figure 53.....  | 47        |
| Changes to Figure 56, Figure 57, and Figure 58.....  | 48        |
| Renamed Features Section to Design Features Section.....   | 50        |
| Changes to ED/HD Nonstandard Timing Mode Section.....  | 50        |
| Changes to Figure 60.....  | 51        |
| Added HD Interlace External $\overline{P\_HSYNC}$ and $\overline{P\_VSYNC}$<br>Considerations Section .....                                      | 51        |
| Changes to SD Subcarrier Frequency Lock, Subcarrier Phase<br>Reset, and Timing Reset Section .....   | 51        |
| Changes to Programming the F <sub>SC</sub> Section.....  | 53        |
| Changes to Subaddress 0x8C to Subaddress 0x8F Section.....   | 53        |
| Changes to Subaddress 0x82, Bit 4 Section.....   | 53        |
| Added SD Manual CSC Matrix Adjust Feature Section.....   | 56        |
| Changes to Subaddress 0x9C to Subaddress 0x9F Section.....   | 57        |
| Changes to SD Brightness Detect Section.....   | 58        |
| Changes to Figure 71.....  | 60        |
| Added Sleep Mode Section .....   | 68        |
| Changes to Pixel and Control Port Readback Section .....   | 68        |
| Added SD Teletext Insertion Section.....   | 68        |
| Added Unused Pins Section.....   | 70        |
| Added Figure 86 and Figure 87 .....  | 70        |
| Changes to Power Supply Sequencing Section.....  | 72        |
| Changes to Figure 94.....  | 75        |
| Changes to SD Wide Screen Signaling Section .....  | 77        |
| Changes to Internal Test Pattern Generation Section .....  | 79        |
| Changes to SD Timing, Mode 0 (CCIR-656)—Slave Option<br>(Subaddress 0x8A = XXXXX000) Section.....  | 80        |
| Added Configuration Scripts Section.....   | 92        |
| <b>10/06—Revision 0: Initial Version</b>   |           |

**GENERAL DESCRIPTION**

The [ADV7342/ADV7343](#) are high speed, digital-to-analog video encoders in a 64-lead LQFP package. Six high speed, 3.3 V, 11-bit video DACs provide support for composite (CVBS), S-Video (Y-C), and component (YPrPb/RGB) analog outputs in standard definition (SD), enhanced definition (ED), or high definition (HD) video formats.

The [ADV7342/ADV7343](#) have a 24-bit pixel input port that can be configured in a variety of ways. SD video formats are supported over an SDR interface, and ED/HD video formats are supported over SDR and DDR interfaces. Pixel data can be supplied in either the YCrCb or RGB color spaces.

The parts also support embedded EAV/SAV timing codes, external video synchronization signals, and I<sup>2</sup>C<sup>®</sup> communication protocol.

In addition, simultaneous SD and ED/HD input and output are supported. Full-drive DACs ensure that external output buffering is not required, while 216 MHz (SD and ED) and 297 MHz (HD) oversampling ensures that external output filtering is not required.

Cable detection and DAC autopower-down features keep power consumption to a minimum.

Table 1 lists the video standards directly supported by the [ADV7342/ADV7343](#).

**Table 1. Standards Directly Supported by the [ADV7342/ADV7343](#)**

| Active Resolution | I/P <sup>1</sup> | Frame Rate (Hz)        | Clock Input (MHz) | Standard             |
|-------------------|------------------|------------------------|-------------------|----------------------|
| 720 × 240         | P                | 59.94                  | 27                |                      |
| 720 × 288         | P                | 50                     | 27                |                      |
| 720 × 480         | I                | 29.97                  | 27                | ITU-R<br>BT.601/656  |
| 720 × 576         | I                | 25                     | 27                | ITU-R<br>BT.601/656  |
| 640 × 480         | I                | 29.97                  | 24.54             | NTSC Square<br>Pixel |
| 768 × 576         | I                | 25                     | 29.5              | PAL Square<br>Pixel  |
| 720 × 483         | P                | 59.94                  | 27                | SMPTE 293M           |
| 720 × 483         | P                | 59.94                  | 27                | BTA T-1004           |
| 720 × 483         | P                | 59.94                  | 27                | ITU-R BT.1358        |
| 720 × 576         | P                | 50                     | 27                | ITU-R BT.1358        |
| 720 × 483         | P                | 59.94                  | 27                | ITU-R BT.1362        |
| 720 × 576         | P                | 50                     | 27                | ITU-R BT.1362        |
| 1920 × 1035       | I                | 30                     | 74.25             | SMPTE 240M           |
| 1920 × 1035       | I                | 29.97                  | 74.1758           | SMPTE 240M           |
| 1280 × 720        | P                | 60, 50, 30,<br>25, 24  | 74.25             | SMPTE 296M           |
| 1280 × 720        | P                | 23.97,<br>59.94, 29.97 | 74.1758           | SMPTE 296M           |
| 1920 × 1080       | I                | 30, 25                 | 74.25             | SMPTE 274M           |
| 1920 × 1080       | I                | 29.97                  | 74.1758           | SMPTE 274M           |
| 1920 × 1080       | P                | 30, 25, 24             | 74.25             | SMPTE 274M           |
| 1920 × 1080       | P                | 23.98, 29.97           | 74.1758           | SMPTE 274M           |
| 1920 × 1080       | P                | 24                     | 74.25             | ITU-R BT.709-5       |

<sup>1</sup>I = interlaced, P = progressive.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

06399-001

## SPECIFICATIONS

### POWER SUPPLY AND VOLTAGE SPECIFICATIONS

All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), unless otherwise noted.

Table 2.

| Parameter                    | Min  | Typ   | Max   | Unit |
|------------------------------|------|-------|-------|------|
| SUPPLY VOLTAGES              |      |       |       |      |
| $V_{DD}$                     | 1.71 | 1.8   | 1.89  | V    |
| $V_{DD\_IO}$                 | 1.71 | 3.3   | 3.63  | V    |
| $PV_{DD}$                    | 1.71 | 1.8   | 1.89  | V    |
| $V_{AA}$                     | 2.6  | 3.3   | 3.465 | V    |
| POWER SUPPLY REJECTION RATIO |      | 0.002 |       | %/%  |

### VOLTAGE REFERENCE SPECIFICATIONS

All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), unless otherwise noted.

Table 3.

| Parameter                               | Min   | Typ      | Max  | Unit          |
|---|-------|----------|------|---------------|
| Internal Reference Range, $V_{REF}$     | 1.186 | 1.248    | 1.31 | V             |
| External Reference Range, $V_{REF}$     | 1.15  | 1.235    | 1.31 | V             |
| External $V_{REF}$ Current <sup>1</sup> |       | $\pm 10$ |      | $\mu\text{A}$ |

<sup>1</sup> External current required to overdrive internal  $V_{REF}$ .

### INPUT CLOCK SPECIFICATIONS

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD\_IO} = 1.71\text{ V to }3.63\text{ V}$ .

All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), unless otherwise noted.

Table 4.

| Parameter                             | Conditions <sup>1</sup> | Min | Typ   | Max | Unit                 |
|---------------------------------------|-------------------------|-----|-------|-----|----------------------|
| $f_{CLKIN\_A}$                        | SD/ED                   |     | 27    |     | MHz                  |
| $f_{CLKIN\_A}$                        | ED (at 54 MHz)          |     | 54    |     | MHz                  |
| $f_{CLKIN\_A}$                        | HD                      |     | 74.25 |     | MHz                  |
| $f_{CLKIN\_B}$                        | ED                      |     | 27    |     | MHz                  |
| $f_{CLKIN\_B}$                        | HD                      |     | 74.25 |     | MHz                  |
| CLKIN_A High Time, $t_9$              |                         | 40  |       |     | % of one clock cycle |
| CLKIN_A Low Time, $t_{10}$            |                         | 40  |       |     | % of one clock cycle |
| CLKIN_B High Time, $t_9$              |                         | 40  |       |     | % of one clock cycle |
| CLKIN_B Low Time, $t_{10}$            |                         | 40  |       |     | % of one clock cycle |
| CLKIN_A Peak-to-Peak Jitter Tolerance |                         |     | 2     |     | $\pm\text{ns}$       |
| CLKIN_B Peak-to-Peak Jitter Tolerance |                         |     | 2     |     | $\pm\text{ns}$       |

<sup>1</sup> SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition.



**ANALOG OUTPUT SPECIFICATIONS**

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD\_IO} = 1.71\text{ V to }3.63\text{ V}$ ,  $V_{REF} = 1.235\text{ V}$  (driven externally).  
All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C to }+85^{\circ}\text{C}$ ), unless otherwise noted.

Table 5.

| Parameter  | Conditions   | Min | Typ  | Max | Unit |
|--|--|-----|------|-----|------|
| Full-Drive Output Current (Full-Scale)             | $R_{SET} = 510\ \Omega$ , $R_L = 37.5\ \Omega$<br>DAC 1, DAC 2, DAC 3 enabled <sup>1</sup> | 33  | 34.6 | 37  | mA   |
|  | $R_{SET} = 510\ \Omega$ , $R_L = 37.5\ \Omega$<br>DAC 1 enabled only <sup>2</sup>          | 33  | 33.5 | 37  | mA   |
| Low-Drive Output Current (Full-Scale) <sup>3</sup> | $R_{SET} = 4.12\ \text{k}\Omega$ , $R_L = 300\ \Omega$                                     | 4.1 | 4.3  | 4.5 | mA   |
| DAC-to-DAC Matching                                | DAC 1 to DAC 6   |     | 1.0  |     | %    |
| Output Compliance, $V_{OC}$                        |  | 0   |      | 1.4 | V    |
| Output Capacitance, $C_{OUT}$                      | DAC 1, DAC 2, DAC 3  |     | 10   |     | pF   |
|  | DAC 4, DAC 5, DAC 6  |     | 6    |     | pF   |
| Analog Output Delay <sup>4</sup>                   | DAC 1, DAC 2, DAC 3  |     | 8    |     | ns   |
|  | DAC 4, DAC 5, DAC 6  |     | 6    |     | ns   |
| DAC Analog Output Skew                             | DAC 1, DAC 2, DAC 3  |     | 2    |     | ns   |
|  | DAC 4, DAC 5, DAC 6  |     | 1    |     | ns   |

<sup>1</sup> Applicable to full-drive capable DACs only, that is, DAC 1, DAC 2, DAC 3.

<sup>2</sup> The recommended method of bringing this typical value back to the ideal value is by adjusting Register 0x0B to the recommended value of 0x12.

<sup>3</sup> Applicable to all DACs.

<sup>4</sup> Output delay measured from the 50% point of the rising edge of the input clock to the 50% point of the DAC output full-scale transition.

**DIGITAL INPUT/OUTPUT SPECIFICATIONS—3.3 V**

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD\_IO} = 1.71\text{ V to }3.63\text{ V}$ .  
All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C to }+85^{\circ}\text{C}$ ), unless otherwise noted.

Table 6.

| Parameter                       | Conditions                              | Min | Typ | Max       | Unit          |
|---------------------------------|---|-----|-----|-----------|---------------|
| Input High Voltage, $V_{IH}$    |   | 2.0 |     |           | V             |
| Input Low Voltage, $V_{IL}$     |   |     |     | 0.8       | V             |
| Input Leakage Current, $I_{IN}$ | $V_{IN} = V_{DD\_IO}$                   |     |     | $\pm 10$  | $\mu\text{A}$ |
| Input Capacitance, $C_{IN}$     |   |     | 4   |           | pF            |
| Output High Voltage, $V_{OH}$   | $I_{SOURCE} = 400\ \mu\text{A}$         | 2.4 |     |           | V             |
| Output Low Voltage, $V_{OL}$    | $I_{SINK} = 3.2\ \text{mA}$             |     |     | 0.4       | V             |
| Three-State Leakage Current     | $V_{IN} = 0.4\ \text{V}, 2.4\ \text{V}$ |     |     | $\pm 1.0$ | $\mu\text{A}$ |
| Three-State Output Capacitance  |   |     | 4   |           | pF            |

**DIGITAL INPUT/OUTPUT SPECIFICATIONS—1.8 V**

When  $V_{DD\_IO}$  is set to 1.8 V, all the digital video inputs and control inputs, such as  $I^2C$ , HS, and VS, should use 1.8 V levels.

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD\_IO} = 1.71\text{ V to }1.89\text{ V}$ .  
All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C to }+85^{\circ}\text{C}$ ), unless otherwise noted.

Table 7.

| Parameter                      | Conditions                      | Min                | Typ | Max              | Unit |
|--------------------------------|---------------------------------|--------------------|-----|------------------|------|
| Input High Voltage, $V_{IH}$   |                                 | $0.7 V_{DD\_IO}$   |     |                  | V    |
| Input Low Voltage, $V_{IL}$    |                                 |                    |     | $0.3 V_{DD\_IO}$ | V    |
| Input Capacitance, $C_{IN}$    |                                 |                    | 4   |                  | pF   |
| Output High Voltage, $V_{OH}$  | $I_{SOURCE} = 400\ \mu\text{A}$ | $V_{DD\_IO} - 0.4$ |     |                  | V    |
| Output Low Voltage, $V_{OL}$   | $I_{SINK} = 3.2\ \text{mA}$     |                    |     | 0.4              | V    |
| Three-State Output Capacitance |                                 |                    | 4   |                  | pF   |

**DIGITAL TIMING SPECIFICATIONS—3.3 V**

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD_{IO}} = 2.97\text{ V to }3.63\text{ V}$ .  
All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), unless otherwise noted.

**Table 8.**

| Parameter   | Conditions <sup>1</sup>                | Min | Typ | Max | Unit         |
|---|--|-----|-----|-----|--------------|
| VIDEO DATA AND VIDEO CONTROL PORT <sup>2, 3</sup> |  |     |     |     |              |
| Data Input Setup Time, $t_{11}^4$                 | SD                                     | 2.1 |     |     | ns           |
|   | ED/HD-SDR                              | 2.3 |     |     | ns           |
|   | ED/HD-DDR                              | 2.3 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.7 |     |     | ns           |
| Data Input Hold Time, $t_{12}^4$                  | SD                                     | 1.0 |     |     | ns           |
|   | ED/HD-SDR                              | 1.1 |     |     | ns           |
|   | ED/HD-DDR                              | 1.1 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.0 |     |     | ns           |
| Control Input Setup Time, $t_{11}^4$              | SD                                     | 2.1 |     |     | ns           |
|   | ED/HD-SDR or ED/HD-DDR                 | 2.3 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.7 |     |     | ns           |
| Control Input Hold Time, $t_{12}^4$               | SD                                     | 1.0 |     |     | ns           |
|   | ED/HD-SDR or ED/HD-DDR                 | 1.1 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.0 |     |     | ns           |
| Control Output Access Time, $t_{13}^4$            | SD                                     |     |     | 12  | ns           |
|   | ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz) |     |     | 10  | ns           |
| Control Output Hold Time, $t_{14}^4$              | SD                                     | 4.0 |     |     | ns           |
|   | ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz) | 3.5 |     |     | ns           |
| PIPELINE DELAY <sup>5</sup>                       |  |     |     |     |              |
| SD <sup>1</sup>                                   |  |     |     |     |              |
| CVBS/YC Outputs (2×)                              | SD oversampling disabled               |     | 68  |     | Clock cycles |
| CVBS/YC Outputs (16×)                             | SD oversampling enabled                |     | 67  |     | Clock cycles |
| Component Outputs (2×)                            | SD oversampling disabled               |     | 78  |     | Clock cycles |
| Component Outputs (16×)                           | SD oversampling enabled                |     | 84  |     | Clock cycles |
| ED <sup>1</sup>                                   |  |     |     |     |              |
| Component Outputs (1×)                            | ED oversampling disabled               |     | 41  |     | Clock cycles |
| Component Outputs (8×)                            | ED oversampling enabled                |     | 46  |     | Clock cycles |
| HD <sup>1</sup>                                   |  |     |     |     |              |
| Component Outputs (1×)                            | HD oversampling disabled               |     | 40  |     | Clock cycles |
| Component Outputs (4×)                            | HD oversampling enabled                |     | 44  |     | Clock cycles |

<sup>1</sup> SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, SDR = single data rate, DDR = dual data rate.

<sup>2</sup> Video data: C[7:0], Y[7:0], and S[7:0].

<sup>3</sup> Video control: P\_HSYNC, P\_VSYNC, P\_BLANK, S\_HSYNC, and S\_VSYNC.

<sup>4</sup> Guaranteed by characterization.

<sup>5</sup> Guaranteed by design.

**DIGITAL TIMING SPECIFICATIONS—1.8 V**

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD,IO} = 1.71\text{ V to }1.89\text{ V}$ .

All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), unless otherwise noted.

**Table 9.**

| Parameter   | Conditions <sup>1</sup>                | Min | Typ | Max | Unit         |
|---|--|-----|-----|-----|--------------|
| VIDEO DATA AND VIDEO CONTROL PORT <sup>2, 3</sup> |  |     |     |     |              |
| Data Input Setup Time, $t_{11}^4$                 | SD                                     | 1.4 |     |     | ns           |
|   | ED/HD-SDR                              | 1.9 |     |     | ns           |
|   | ED/HD-DDR                              | 1.9 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.6 |     |     | ns           |
| Data Input Hold Time, $t_{12}^4$                  | SD                                     | 1.4 |     |     | ns           |
|   | ED/HD-SDR                              | 1.5 |     |     | ns           |
|   | ED/HD-DDR                              | 1.5 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.3 |     |     | ns           |
| Control Input Setup Time, $t_{11}^4$              | SD                                     | 1.4 |     |     | ns           |
|   | ED/HD-SDR or ED/HD-DDR                 | 1.2 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.0 |     |     | ns           |
| Control Input Hold Time, $t_{12}^4$               | SD                                     | 1.4 |     |     | ns           |
|   | ED/HD-SDR or ED/HD-DDR                 | 1.0 |     |     | ns           |
|   | ED (at 54 MHz)                         | 1.0 |     |     | ns           |
| Control Output Access Time, $t_{13}^4$            | SD                                     |     |     | 13  | ns           |
|   | ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz) |     |     | 12  | ns           |
| Control Output Hold Time, $t_{14}^4$              | SD                                     | 4.0 |     |     | ns           |
|   | ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz) | 5.0 |     |     | ns           |
| PIPELINE DELAY <sup>5</sup>                       |  |     |     |     |              |
| SD <sup>1</sup>                                   |  |     |     |     |              |
| CVBS/YC Outputs (2×)                              | SD oversampling disabled               |     | 68  |     | Clock cycles |
| CVBS/YC Outputs (16×)                             | SD oversampling enabled                |     | 67  |     | Clock cycles |
| Component Outputs (2×)                            | SD oversampling disabled               |     | 78  |     | Clock cycles |
| Component Outputs (16×)                           | SD oversampling enabled                |     | 84  |     | Clock cycles |
| ED <sup>1</sup>                                   |  |     |     |     |              |
| Component Outputs (1×)                            | ED oversampling disabled               |     | 41  |     | Clock cycles |
| Component Outputs (8×)                            | ED oversampling enabled                |     | 46  |     | Clock cycles |
| HD <sup>1</sup>                                   |  |     |     |     |              |
| Component Outputs (1×)                            | HD oversampling disabled               |     | 40  |     | Clock cycles |
| Component Outputs (4×)                            | HD oversampling enabled                |     | 44  |     | Clock cycles |

<sup>1</sup> SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, SDR = single data rate, DDR = dual data rate.

<sup>2</sup> Video data: C[7:0], Y[7:0], and S[7:0].

<sup>3</sup> Video control: P\_HSYNC, P\_VSYNC, P\_BLANK, S\_HSYNC, and S\_VSYNC.

<sup>4</sup> Guaranteed by characterization.

<sup>5</sup> Guaranteed by design.

**MPU PORT TIMING SPECIFICATIONS**

$V_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $PV_{DD} = 1.71\text{ V to }1.89\text{ V}$ ,  $V_{AA} = 2.6\text{ V to }3.465\text{ V}$ ,  $V_{DD_{IO}} = 1.71\text{ V to }3.63\text{ V}$ .  
All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ), unless otherwise noted.

**Table 10.**

| Parameter                                    | Conditions    | Min | Typ | Max | Unit          |
|--|---------------|-----|-----|-----|---------------|
| MPU PORT, I <sup>2</sup> C MODE <sup>1</sup> | See Figure 19 |     |     |     |               |
| SCL Frequency                                |               | 0   |     | 400 | kHz           |
| SCL High Pulse Width, $t_1$                  |               | 0.6 |     |     | $\mu\text{s}$ |
| SCL Low Pulse Width, $t_2$                   |               | 1.3 |     |     | $\mu\text{s}$ |
| Hold Time (Start Condition), $t_3$           |               | 0.6 |     |     | $\mu\text{s}$ |
| Setup Time (Start Condition), $t_4$          |               | 0.6 |     |     | $\mu\text{s}$ |
| Data Setup Time, $t_5$                       |               | 100 |     |     | ns            |
| SDA, SCL Rise Time, $t_6$                    |               |     |     | 300 | ns            |
| SDA, SCL Fall Time, $t_7$                    |               |     |     | 300 | ns            |
| Setup Time (Stop Condition), $t_8$           |               | 0.6 |     |     | $\mu\text{s}$ |

<sup>1</sup> Guaranteed by characterization.

**POWER SPECIFICATIONS**

$V_{DD} = 1.8\text{ V}$ ,  $PV_{DD} = 1.8\text{ V}$ ,  $V_{AA} = 3.3\text{ V}$ ,  $V_{DD_{IO}} = 3.3\text{ V}$ ,  $T_A = +25^{\circ}\text{C}$ .

**Table 11.**

| Parameter                        | Conditions   | Min | Typ | Max | Unit          |
|----------------------------------|--|-----|-----|-----|---------------|
| NORMAL POWER MODE <sup>1,2</sup> |  |     |     |     |               |
| $I_{DD}$ <sup>3</sup>            | SD only (16× oversampling)                         |     | 90  |     | mA            |
|                                  | ED only (8× oversampling) <sup>4</sup>             |     | 65  |     | mA            |
|                                  | HD only (4× oversampling) <sup>4</sup>             |     | 91  |     | mA            |
|                                  | SD (16× oversampling) and ED (8× oversampling)     |     | 95  |     | mA            |
|                                  | SD (16× oversampling) and HD (4× oversampling)     |     | 122 |     | mA            |
| $I_{DD_{IO}}$                    |  |     | 1   |     | mA            |
| $I_{AA}$ <sup>5</sup>            | Three DACs enabled (ED/HD only)                    |     | 124 |     | mA            |
|                                  | Six DACs enabled (SD only and simultaneous modes ) |     | 140 |     | mA            |
| $I_{PLL}$                        | SD only, ED only, or HD only modes                 |     | 5   |     | mA            |
|                                  | Simultaneous modes                                 |     | 10  |     | mA            |
| SLEEP MODE                       |  |     |     |     |               |
| $I_{DD}$                         |  |     | 5   |     | $\mu\text{A}$ |
| $I_{AA}$                         |  |     | 0.3 |     | $\mu\text{A}$ |
| $I_{DD_{IO}}$                    |  |     | 0.2 |     | $\mu\text{A}$ |
| $I_{PLL}$                        |  |     | 0.1 |     | $\mu\text{A}$ |

<sup>1</sup>  $R_{SET1} = 510\ \Omega$  (DAC 1, DAC 2, and DAC 3 operating in full-drive mode).  $R_{SET2} = 4.12\ \text{k}\Omega$  (DAC 4, DAC 5, and DAC 6 operating in low drive mode).

<sup>2</sup> 75% color bar test pattern applied to pixel data pins.

<sup>3</sup>  $I_{DD}$  is the continuous current required to drive the digital core.

<sup>4</sup> Applicable to both single data rate (SDR) and dual data rate (DDR) input modes.

<sup>5</sup>  $I_{AA}$  is the total current required to supply all DACs.

**VIDEO PERFORMANCE SPECIFICATIONS**

$V_{DD} = 1.8\text{ V}$ ,  $PV_{DD} = 1.8\text{ V}$ ,  $V_{AA} = 3.3\text{ V}$ ,  $V_{DD_{IO}} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{REF}$  driven externally.

Table 12.

| Parameter                                  | Conditions  | Min | Typ   | Max | Unit    |
|--|---|-----|-------|-----|---------|
| <b>STATIC PERFORMANCE</b>                  |   |     |       |     |         |
| Resolution                                 |   |     | 11    |     | Bits    |
| Integral Nonlinearity                      | $R_{SET1} = 510\text{ k}\Omega$ , $R_{L1} = 37.5\ \Omega$ |     | 0.4   |     | LSBs    |
|  | $R_{SET2} = 4.12\text{ k}\Omega$ , $R_{L2} = 300\ \Omega$ |     | 0.5   |     | LSBs    |
| Differential Nonlinearity <sup>1</sup> +ve | $R_{SET1} = 510\text{ k}\Omega$ , $R_{L1} = 37.5\ \Omega$ |     | 0.15  |     | LSBs    |
|  | $R_{SET2} = 4.12\text{ k}\Omega$ , $R_{L2} = 300\ \Omega$ |     | 0.5   |     | LSBs    |
| Differential Nonlinearity <sup>1</sup> -ve | $R_{SET1} = 510\text{ k}\Omega$ , $R_{L1} = 37.5\ \Omega$ |     | 0.25  |     | LSBs    |
|  | $R_{SET2} = 4.12\text{ k}\Omega$ , $R_{L2} = 300\ \Omega$ |     | 0.2   |     | LSBs    |
| <b>STANDARD DEFINITION (SD) MODE</b>       |   |     |       |     |         |
| Luminance Nonlinearity                     |   |     | 0.5   |     | $\pm\%$ |
| Differential Gain                          | NTSC  |     | 0.5   |     | %       |
| Differential Phase                         | NTSC  |     | 0.6   |     | Degrees |
| Signal-to-Noise Ratio (SNR)                | Luma ramp   |     | 58    |     | dB      |
|  | Flat field full bandwidth                                 |     | 75    |     | dB      |
| <b>ENHANCED DEFINITION (ED) MODE</b>       |   |     |       |     |         |
| Luma Bandwidth                             |   |     | 12.5  |     | MHz     |
| Chroma Bandwidth                           |   |     | 5.8   |     | MHz     |
| <b>HIGH DEFINITION (HD) MODE</b>           |   |     |       |     |         |
| Luma Bandwidth                             |   |     | 30    |     | MHz     |
| Chroma Bandwidth                           |   |     | 13.75 |     | MHz     |

<sup>1</sup> Differential nonlinearity (DNL) measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value. For -ve DNL, the actual step value lies below the ideal step value.


# TIMING DIAGRAMS

The following abbreviations are used in Figure 2 to Figure 13:

- $t_9$  = clock high time
- $t_{10}$  = clock low time
- $t_{11}$  = data setup time
- $t_{12}$  = data hold time


- $t_{13}$  = control output access time
- $t_{14}$  = control output hold time

In addition, refer to Table 36 for the ADV7342/ADV7343 input configuration.



\*SELECTED BY SUBADDRESS 0x01, BIT 7.

Figure 2. SD Only, 8-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 000)



\*SELECTED BY SUBADDRESS 0x01, BIT 7.

Figure 3. SD Only, 16-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 000)




Figure 4. SD Only, 24-Bit, 4:4:4 RGB Pixel Input Mode (Input Mode 000)

06399-002

06399-003

06399-004




Figure 5. ED/HD-SDR Only, 16-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 001)

06399-005




Figure 6. ED/HD-SDR Only, 24-Bit, 4:4:4 YCrCb Pixel Input Mode (Input Mode 001)

06399-006





Figure 7. ED/HD-SDR Only, 24-Bit, 4:4:4 RGB Pixel Input Mode (Input Mode 001)


06399-007



\*LUMA/CHROMA CLOCK RELATIONSHIP CAN BE INVERTED USING SUBADDRESS 0x01, BITS 1 AND 2.

Figure 8. ED/HD-DDR Only, 8-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Pixel Input Mode (Input Mode 010)

06399-008



\*LUMA/CHROMA CLOCK RELATIONSHIP CAN BE INVERTED USING SUBADDRESS 0x01, BITS 1 AND 2.

Figure 9. ED/HD-DDR Only, 8-Bit, 4:2:2 YCrCb (EAV/SAV) Pixel Input Mode (Input Mode 010)

06399-009




Figure 10. SD and ED/HD-SDR, 16-Bit, 4:2:2 ED/HD and 8-Bit, SD Pixel Input Mode (Input Mode 011)

06399-010






Figure 11. SD and ED/HD-DDR, 8-Bit, 4:2:2 ED/HD and 8-Bit, SD Pixel Input Mode (Input Mode 100)

06399-011




Figure 12. ED Only (at 54 MHz), 8-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Pixel Input Mode (Input Mode 111)

06399-012





Figure 13. ED Only (at 54 MHz), 8-Bit, 4:2:2 YCrCb (EAV/SAV) Pixel Input Mode (Input Mode 111)

06399-013




a AND b AS PER RELEVANT STANDARD.

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A SYNC FALLING EDGE ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

Figure 14. ED-SDR, 16-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram

06399-014



a = 32 CLOCK CYCLES FOR 525p  
 a = 24 CLOCK CYCLES FOR 625p  
 AS RECOMMENDED BY STANDARD


b(MIN) = 244 CLOCK CYCLES FOR 525p  
 b(MIN) = 264 CLOCK CYCLES FOR 625p

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A SYNC FALLING EDGE ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

Figure 15. ED-DDR, 8-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram

06399-015




a AND b AS PER RELEVANT STANDARD.

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

Figure 16. HD-SDR, 16-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram

06399-016



a AND b AS PER RELEVANT STANDARD.

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

Figure 17. HD-DDR, 8-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram

06399-017




Figure 18. SD Input Timing Diagram (Timing Mode 1)




Figure 19. MPU Port Timing Diagram (I<sup>2</sup>C Mode)

## ABSOLUTE MAXIMUM RATINGS

Table 13.

| Parameter <sup>1</sup>                      | Rating                               |
|---|--------------------------------------|
| V <sub>AA</sub> to AGND                     | –0.3 V to +3.9 V                     |
| V <sub>DD</sub> to DGND                     | –0.3 V to +2.3 V                     |
| PV <sub>DD</sub> to PGND                    | –0.3 V to +2.3 V                     |
| V <sub>DD_IO</sub> to GND_IO                | –0.3 V to +3.9 V                     |
| AGND to DGND                                | –0.3 V to +0.3 V                     |
| AGND to PGND                                | –0.3 V to +0.3 V                     |
| AGND to GND_IO                              | –0.3 V to +0.3 V                     |
| DGND to PGND                                | –0.3 V to +0.3 V                     |
| DGND to GND_IO                              | –0.3 V to +0.3 V                     |
| PGND to GND_IO                              | –0.3 V to +0.3 V                     |
| Digital Input Voltage to GND_IO             | –0.3 V to V <sub>DD_IO</sub> + 0.3 V |
| Analog Outputs to AGND                      | –0.3 V to V <sub>AA</sub>            |
| Maximum CLKIN Input Frequency               | 80 MHz                               |
| Storage Temperature Range (T <sub>s</sub> ) | –65°C to +150°C                      |
| Junction Temperature (T <sub>j</sub> )      | 150°C                                |
| Lead Temperature (Soldering, 10 sec)        | 260°C                                |

<sup>1</sup> Analog output short circuit to any power supply or common can be of an indefinite duration.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

The ADV7342/ADV7343 are high performance integrated circuits with an ESD rating of <1 kV, and they are ESD sensitive. Proper precautions should be taken for handling and assembly.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 14. Thermal Resistance<sup>1</sup>

| Package Type | $\theta_{JA}$ | $\theta_{JC}$ | Unit |
|--------------|---------------|---------------|------|
| 64-Lead LQFP | 47            | 11            | °C/W |

<sup>1</sup> Values are based on a JEDEC 4-layer test board.

The ADV7342/ADV7343 are RoHS-compliant, Pb-free products. The lead finish is 100% pure Sn electroplate. The devices are suitable for Pb-free applications up to 255°C (±5°C) IR reflow (JEDEC STD-20).

They are backward compatible with conventional SnPb soldering processes. The electroplated Sn coating can be soldered with Sn/Pb solder paste at conventional reflow temperatures of 220°C to 235°C.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 20. Pin Configuration

Table 15. Pin Function Descriptions

| Pin No.              | Mnemonic       | Input/Output | Description  |
|----------------------|----------------|--------------|--|
| 13, 12, 9 to 4       | Y7 to Y0       | I            | 8-Bit Pixel Port. Y0 is the LSB. Refer to Table 36 for input modes.  |
| 29 to 25, 18 to 16   | C7 to C0       | I            | 8-Bit Pixel Port. C0 is the LSB. Refer to Table 36 for input modes.  |
| 62 to 58, 55 to 53   | S7 to S0       | I            | 8-Bit Pixel Port. S0 is the LSB. Refer to Table 36 for input modes.  |
| 52, 51, 15, 14, 3, 2 | TEST5 to TEST0 | I            | Unused. These pins should be connected to DGND.  |
| 30                   | CLKIN_A        | I            | Pixel Clock Input for HD Only (74.25 MHz), ED <sup>1</sup> Only (27 MHz or 54 MHz), or SD Only (27 MHz).   |
| 63                   | CLKIN_B        | I            | Pixel Clock Input for Dual Modes Only. Requires a 27 MHz reference clock for ED operation or a 74.25 MHz reference clock for HD operation.   |
| 50                   | S_HSYNC        | I/O          | SD Horizontal Synchronization Signal. This pin can also be configured to output an SD, ED, or HD horizontal synchronization signal. See the External Horizontal and Vertical Synchronization Control section.  |
| 49                   | S_VSYNC        | I/O          | SD Vertical Synchronization Signal. This pin can also be configured to output an SD, ED, or HD vertical synchronization signal. See the External Horizontal and Vertical Synchronization Control section.  |
| 22                   | P_HSYNC        | I            | ED/HD Horizontal Synchronization Signal. See the External Horizontal and Vertical Synchronization Control section.   |
| 23                   | P_VSYNC        | I            | ED/HD Vertical Synchronization Signal. See the External Horizontal and Vertical Synchronization Control section.   |
| 24                   | P_BLANK        | I            | ED/HD Blanking Signal. See the External Horizontal and Vertical Synchronization Control section.   |
| 48                   | SFL            | I/O          | Subcarrier Frequency Lock (SFL) Input. The SFL input is used to drive the color subcarrier DDS system.   |
| 47                   | RSET1          | I            | This pin is used to control the amplitudes of the DAC 1, DAC 2, and DAC 3 outputs. For full-drive operation (for example, into a 37.5 Ω load), a 510 Ω resistor must be connected from RSET1 to AGND. For low-drive operation (for example, into a 300 Ω load), a 4.12 kΩ resistor must be connected from RSET1 to AGND. |

| Pin No.    | Mnemonic               | Input/<br>Output | Description  |
|------------|------------------------|------------------|--|
| 36         | R <sub>SET2</sub>      | I                | This pin is used to control the amplitudes of the DAC 4, DAC 5, and DAC 6 outputs. A 4.12 k $\Omega$ resistor must be connected from R <sub>SET2</sub> to AGND.      |
| 45, 35     | COMP1,<br>COMP2        | O                | Compensation Pins. Connect a 2.2 nF capacitor from both COMP pins to V <sub>AA</sub> .   |
| 44, 43, 42 | DAC 1, DAC 2,<br>DAC 3 | O                | DAC Outputs. Full- and low-drive capable DACs.   |
| 39, 38, 37 | DAC 4, DAC 5,<br>DAC 6 | O                | DAC Outputs. Low-drive only capable DACs.  |
| 21         | SCL                    | I                | I <sup>2</sup> C Clock Input.  |
| 20         | SDA                    | I/O              | I <sup>2</sup> C Data Input/Output.  |
| 19         | ALSB                   | I                | This signal sets up the LSB <sup>2</sup> of the MPU I <sup>2</sup> C address (see the Power Supply Sequencing section for more information).                         |
| 46         | V <sub>REF</sub>       |                  | Optional External Voltage Reference Input for DACs or Voltage Reference Output.  |
| 41         | V <sub>AA</sub>        | P                | Analog Power Supply (3.3 V).   |
| 10, 56     | V <sub>DD</sub>        | P                | Digital Power Supply (1.8 V). For dual-supply configurations, V <sub>DD</sub> can be connected to other 1.8 V supplies through a ferrite bead or suitable filtering. |
| 1          | V <sub>DD_IO</sub>     | P                | Input/Output Digital Power Supply (1.8 V or 3.3 V).  |
| 34         | PV <sub>DD</sub>       | P                | PLL Power Supply (1.8 V). For dual-supply configurations, PV <sub>DD</sub> can be connected to other 1.8 V supplies through a ferrite bead or suitable filtering.    |
| 33         | EXT_LF1                | I                | External Loop Filter for On-Chip PLL 1.  |
| 31         | EXT_LF2                | I                | External Loop Filter for On-Chip PLL 2.  |
| 32         | PGND                   | G                | PLL Ground Pin.  |
| 40         | AGND                   | G                | Analog Ground Pin.   |
| 11, 57     | DGND                   | G                | Digital Ground Pin.  |
| 64         | GND_IO                 | G                | Input/Output Supply Ground Pin.  |

<sup>1</sup> ED = enhanced definition = 525p and 625p.

<sup>2</sup> LSB = least significant bit. In the ADV7342, setting the LSB to 0 sets the I<sup>2</sup>C address to 0xD4. Setting it to 1 sets the I<sup>2</sup>C address to 0xD6. In the ADV7343, setting the LSB to 0 sets the I<sup>2</sup>C address to 0x54. Setting it to 1 sets the I<sup>2</sup>C address to 0x56.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 21. ED 8x Oversampling, PrPb Filter (Linear) Response




Figure 24. ED 8x Oversampling, Y Filter Response (Focus on Pass Band)




Figure 22. ED 8x Oversampling, PrPb Filter (SSAF™) Response




Figure 25. HD 4x Oversampling, PrPb (SSAF) Filter Response (4:2:2 Input)




Figure 23. ED 8x Oversampling, Y Filter Response




Figure 26. HD 4x Oversampling, PrPb (SSAF) Filter Response (4:4:4 Input)






Figure 27. HD 4x Oversampling, Y Filter Response




Figure 30. SD PAL, Luma Low-Pass Filter Response




Figure 28. HD 4x Oversampling, Y Filter Response (Focus on Pass Band)




Figure 31. SD NTSC, Luma Notch Filter Response




Figure 29. SD NTSC, Luma Low-Pass Filter Response




Figure 32. SD PAL, Luma Notch Filter Response




Figure 33. SD, 16x Oversampling, Y Filter Response




Figure 36. SD Luma SSAF Filter, Programmable Gain




Figure 34. SD Luma SSAF Filter Response up to 12 MHz




Figure 37. SD Luma SSAF Filter, Programmable Attenuation




Figure 35. SD Luma SSAF Filter, Programmable Responses




Figure 38. SD Luma CIF Low-Pass Filter Response