



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs

Data Sheet

**ADV7344**

## FEATURES

- 74.25 MHz 20-/30-bit high definition input support
  - Compliant with SMPTE 274M (1080i), 296M (720p), and 240M (1035i)
- 6 Noise Shaped Video® (NSV) 14-bit video DACs
  - 16× (216 MHz) DAC oversampling for SD
  - 8× (216 MHz) DAC oversampling for ED
  - 4× (297 MHz) DAC oversampling for HD
  - 37 mA maximum DAC output current
- NTSC M, PAL B/D/G/H/I/M/N, PAL 60 support
- NTSC and PAL square pixel operation (24.54 MHz/29.5 MHz)
- Multiformat video input support
  - 4:2:2 YCrCb (SD, ED, and HD)
  - 4:4:4 YCrCb (ED and HD)
  - 4:4:4 RGB (SD, ED, and HD)
- Multiformat video output support
  - Composite (CVBS) and S-Video (Y-C)
  - Component YPrPb (SD, ED, and HD)
  - Component RGB (SD, ED, and HD)
- Macrovision Rev 7.1.L1 (SD) and Rev 1.2 (ED) compliant
- Simultaneous SD and ED/HD operation
- EIA/CEA-861B compliance support
- Copy generation management system (CGMS)
- Closed captioning and wide screen signaling (WSS)
- Integrated subcarrier locking to external video source
- Complete on-chip video timing generator
- On-chip test pattern generation
- On-board voltage reference (optional external input)
- Programmable features
  - Luma and chroma filter responses
  - Vertical blanking interval (VBI)
  - Subcarrier frequency ( $F_{sc}$ ) and phase
  - Luma delay
- High definition (HD) programmable features (720p/1080i/1035i)
  - 4× oversampling (297 MHz)
  - Internal test pattern generator
    - Color and black bar, hatch, flat field/frame
  - Fully programmable YCrCb to RGB matrix
  - Gamma correction
  - Programmable adaptive filter control
  - Programmable sharpness filter control

- CGMS (720p/1080i) and CGMS Type B (720p/1080i)
- Dual data rate (DDR) input support
- Enhanced definition (ED) programmable features (525p/625p)
  - 8× oversampling (216 MHz output)
  - Internal test pattern generator
    - Black bar, hatch, flat field/frame
  - Individual Y and PrPb output delay
  - Gamma correction
  - Programmable adaptive filter control
  - Fully programmable YCrCb to RGB matrix
  - Undershoot limiter
  - Macrovision Rev 1.2 (525p/625p)
  - CGMS (525p/625p) and CGMS Type B (525p)
  - Dual data rate (DDR) input support
  - Standard definition (SD) programmable features
    - 16× oversampling (216 MHz)
    - Internal test pattern generator
      - Color and black bar
    - Controlled edge rates for start and end of active video
    - Individual Y and PrPb output delay
    - Undershoot limiter
    - Gamma correction
    - Digital noise reduction (DNR)
    - Multiple chroma and luma filters
    - Luma-SSAF filter with programmable gain/attenuation
    - PrPb SSAF
    - Separate pedestal control on component and composite/S-Video output
    - VCR FF/RW sync mode
    - Macrovision Rev 7.1.L1
    - Copy generation management system (CGMS)
    - Wide screen signaling (WSS)
    - Closed captioning
    - Serial MPU interface with I<sup>2</sup>C compatibility
    - 3.3 V analog operation
    - 1.8 V digital operation
    - 1.8 V or 3.3 V I/O operation
    - Temperature range: -40°C to +85°C

## APPLICATIONS

- DVD recorders and players
- High definition Blu-ray DVD players

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
Fax: 781.461.3113 ©2006-2012 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features .....	1	ED/HD Timing Reset .....	54
Applications.....	1	SD Subcarrier Frequency Lock, Subcarrier Phase Reset, and Timing Reset .....	54
Revision History .....	4	SD VCR FF/RW Sync .....	54
General Description .....	5	Vertical Blanking Interval .....	55
Functional Block Diagram .....	6	SD Subcarrier Frequency Control.....	55
Specifications.....	7	SD Noninterlaced Mode.....	55
Power Supply and Voltage Specifications.....	7	SD Square Pixel Mode .....	55
Voltage Reference Specifications .....	7	Filters.....	56
Input Clock Specifications .....	7	ED/HD Test Pattern Color Controls .....	57
Analog Output Specifications.....	8	Color Space Conversion Matrix .....	58
Digital Input/Output Specifications—3.3 V .....	8	SD Luma and Color Scale Control.....	59
Digital Input/Output Specifications—1.8 V .....	8	SD Hue Adjust Control.....	59
Digital Timing Specifications—3.3 V .....	9	SD Brightness Detect .....	60
Digital Timing Specifications—1.8 V .....	10	SD Brightness Control .....	60
MPU Port Timing Specifications .....	11	SD Input Standard Autodetection.....	60
Power Specifications .....	11	Double Buffering.....	61
Video Performance Specifications .....	12	Programmable DAC Gain Control.....	61
Timing Diagrams.....	13	Gamma Correction .....	61
Absolute Maximum Ratings.....	20	ED/HD Sharpness Filter and Adaptive Filter Controls.....	63
Thermal Resistance .....	20	ED/HD Sharpness Filter and Adaptive Filter Application Examples.....	64
ESD Caution.....	20	SD Digital Noise Reduction .....	65
Pin Configuration and Function Descriptions.....	21	SD Active Video Edge Control .....	67
Typical Performance Characteristics .....	23	External Horizontal and Vertical Synchronization Control.....	68
MPU Port Description.....	28	Low Power Mode.....	69
I <sup>2</sup> C Operation .....	28	Cable Detection .....	69
Register Map Access.....	30	DAC Autopower-Down.....	69
Register Programming.....	30	Sleep Mode .....	69
Subaddress Register (SR7 to SR0) .....	30	Pixel and Control Port Readback .....	69
Input Configuration .....	48	Reset Mechanism.....	69
Standard Definition Only.....	48	SD Teletext Insertion .....	69
Enhanced Definition/High Definition Only .....	50	Printed Circuit Board Layout and Design .....	71
Simultaneous Standard Definition and Enhanced Definition/High Definition.....	50	Unused Pins .....	71
Enhanced Definition Only (at 54 MHz) .....	51	DAC Configurations.....	71
Output Configuration .....	52	Voltage Reference .....	71
Design Features.....	53	Video Output Buffer and Optional Output Filter.....	71
Output Oversampling.....	53	Printed Circuit Board (PCB) Layout .....	72
HD Interlace External P_HSYNC and P_VSYNC Considerations .....	54	Typical Application Circuit.....	74

Copy Generation Management System.....	75	Video Output Levels .....	87
SD CGMS.....	75	SD YPrPb Output Levels—SMPTE/EBU N10.....	87
ED CGMS.....	75	ED/HD YPrPb Output Levels .....	88
HD CGMS.....	75	SD/ED/HD RGB Output Levels.....	89
CGMS CRC Functionality .....	75	SD Output Plots .....	90
SD Wide Screen Signaling.....	78	Video Standards .....	91
SD Closed Captioning .....	79	Configuration Scripts .....	93
Internal Test Pattern Generation.....	80	Standard Definition .....	93
SD Test Patterns.....	80	Enhanced Definition .....	97
ED/HD Test Patterns .....	80	High Definition .....	101
SD Timing .....	81	Outline Dimensions.....	105
HD Timing.....	86	Ordering Guide .....	105

**REVISION HISTORY****2/12—Rev. A to Rev. B**

Change to Features Section .....	1
Moved Revision History Section .....	4
Changes to Table 1.....	5
Changes to Digital Input/Output Specifications—	
1.8 V Section .....	8
Changes to Table 21.....	34
Changes to Table 24.....	37
Changes to Table 29.....	42
Changes to 24-/30-Bit 4:4:4 RGB Mode Section .....	50
Deleted ED/HD Nonstandard Timing Mode Section, Figure 58, and Table 42, Renumbered Sequentially .....	54
Added External Sync Polarity Section .....	57
Changed SD Subcarrier Frequency Lock, Subcarrier Phase Reset, and Timing Reset Section to SD Subcarrier Frequency Lock Section .....	58
Deleted Subaddress 0x84, Bits[2:1] Section, Timing Reset (TR) Mode Section, Subcarrier Phase Reset (SCR) Mode Section, and Figure 59.....	55
Deleted Figure 60.....	56
Changes to ED/HD Test Patterns Section .....	87

**3/09—Rev. 0 to Rev. A**

Changes to Features Section.....	1
Deleted Detailed Features Section, Changes to Table 1.....	4
Changes to Figure 1.....	5
Changes to Table 6.....	7
Added Digital Input/Output Specifications—1.8 V Section and Table 7 .....	7
Changes to Digital Timing Specifications—3.3 V Section and Table 8 .....	8
Added Table 9.....	9
Changes to MPU Port Timing Specifications Section, Default Conditions .....	10
Added Power Specifications Section, Default Conditions .....	10
Added Video Performance Specifications, Default Conditions .....	11
Changes to Table 13.....	19
Changes to Table 15.....	20
Changes to MPU Port Description Section .....	27
Changes to I <sup>2</sup> C Operation Section .....	27
Added Table 16 .....	27

Changes to Table 17 .....	29
Changes to Table 18 .....	30
Changes to Table 21, 0x30 Bit Description .....	33
Changes to Table 22, 0x31, Bit Description .....	34
Changes to Table 23 .....	35
Changes to Table 29 .....	40
Changes to Table 30 .....	41
Changes to Table 31 .....	43
Changes to Table 32 .....	45
Added Table 33 .....	45
Added Table 34 .....	46
Changes to Standard Definition Only Section .....	47
Added Figure 52 .....	49
Changes to Figure 56.....	50
Renamed Features Section to Design Features Section.....	52
Changes to ED/HD Nonstandard Timing Mode Section.....	52
Added HD Interface External P_HSYNC and P_VSYNC Considerations Section .....	53
Changes to SD Subcarrier Frequency Lock, Subcarrier Phase Reset, and Timing Reset Section .....	53
Changes to Subaddress 0x8C to Subaddress 0x8F Section .....	55
Changes to Programming the F <sub>SC</sub> Section.....	55
Changes to Subaddress 0x82, Bit 4 Section.....	55
Added SD Manual CSC Matrix Adjust Feature Section.....	58
Changes to Subaddress 0x9C to Subaddress 0x9F Section .....	59
Changes to SD Brightness Detect Section.....	60
Changes to Figure 70.....	62
Added Sleep Mode Section .....	69
Changes to Pixel and Control Port Readback Section .....	69
Added SD Teletext Insertion Section.....	69
Added Unused Pins Section .....	71
Added Figure 85 and Figure 86 .....	71
Changes to Power Supply Sequencing Section .....	73
Changes to Figure 93 .....	76
Changes to SD Wide Screen Signaling Section .....	78
Changes to Internal Test Pattern Generation Section .....	80
Changes to SD Timing, Mode 0 (CCIR-656)—Slave Option (Subaddress 0x8A = XXXXX000) Section .....	81
Added Configuration Scripts Section.....	93

**10/06—Revision 0: Initial Version**

## GENERAL DESCRIPTION

The ADV7344 is a high speed, digital-to-analog video encoder in a 64-pin LQFP package. Six high speed, NSV, 3.3 V, 14-bit video DACs provide support for composite (CVBS), S-Video (YC), and component (YPrPb/RGB) analog outputs in standard definition (SD), enhanced definition (ED), or high definition (HD) video formats.

The ADV7344 has a 30-bit pixel input port that can be configured in a variety of ways. SD video formats are supported over an SDR interface and ED/HD video formats are supported over SDR and DDR interfaces. Pixel data can be supplied in either the YCrCb or RGB color space.

The ADV7344 also supports embedded EAV/SAV timing codes, external video synchronization signals, and I<sup>2</sup>C<sup>®</sup> communication protocol.

In addition, simultaneous SD and ED/HD input and output is supported. Full-drive DACs ensure that external output buffering is not required, while 216 MHz (SD and ED) and 297 MHz (HD) oversampling ensures that external output filtering is not required.

Cable detection and DAC autopower-down features keep power consumption to a minimum.

Table 1 lists the video standards directly supported by the ADV7344.

**Table 1. Standards Directly Supported by the ADV7344**

Active Resolution	I/P <sup>1</sup>	Frame Rate (Hz)	Clock Input (MHz)	Standard
720 × 240	P	59.94	27	
720 × 288	P	50	27	
720 × 480	I	29.97	27	ITU-R BT.601/656
720 × 576	I	25	27	ITU-R BT.601/656
640 × 480	I	29.97	24.54	NTSC Square Pixel
768 × 576	I	25	29.5	PAL Square Pixel
720 × 483	P	59.94	27	SMPTE 293M
720 × 483	P	59.94	27	BTA T-1004
720 × 483	P	59.94	27	ITU-R BT.1358
720 × 576	P	50	27	ITU-R BT.1358
720 × 483	P	59.94	27	ITU-R BT.1362
720 × 576	P	50	27	ITU-R BT.1362
1920 × 1035	I	30	74.25	SMPTE 240M
1920 × 1035	I	29.97	74.1758	SMPTE 240M
1280 × 720	P	60, 50, 30, 25, 24	74.25	SMPTE 296M
1280 × 720	P	23.97, 59.94, 29.97	74.1758	SMPTE 296M
1920 × 1080	I	30, 25	74.25	SMPTE 274M
1920 × 1080	I	29.97	74.1758	SMPTE 274M
1920 × 1080	P	30, 25, 24	74.25	SMPTE 274M
1920 × 1080	P	23.98, 29.97	74.1758	SMPTE 274M
1920 × 1080	P	24	74.25	ITU-R BT.709-5

<sup>1</sup>I = interlaced, P = progressive.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

06400-001

## SPECIFICATIONS

### POWER SUPPLY AND VOLTAGE SPECIFICATIONS

All specifications T<sub>MIN</sub> to T<sub>MAX</sub> (−40°C to +85°C), unless otherwise noted.

**Table 2.**

Parameter	Min	Typ	Max	Unit
SUPPLY VOLTAGES				
V <sub>DD</sub>	1.71	1.8	1.89	V
V <sub>DD_IO</sub>	1.71	3.3	3.63	V
PV <sub>DD</sub>	1.71	1.8	1.89	V
V <sub>AA</sub>	2.6	3.3	3.465	V
POWER SUPPLY REJECTION RATIO	0.002			%/%

### VOLTAGE REFERENCE SPECIFICATIONS

All specifications T<sub>MIN</sub> to T<sub>MAX</sub> (−40°C to +85°C), unless otherwise noted.

**Table 3.**

Parameter	Min	Typ	Max	Unit
Internal Reference Range, V <sub>REF</sub>	1.186	1.248	1.31	V
External Reference Range, V <sub>REF</sub>	1.15	1.235	1.31	V
External V <sub>REF</sub> Current <sup>1</sup>	±10			µA

<sup>1</sup> External current required to overdrive internal V<sub>REF</sub>.

### INPUT CLOCK SPECIFICATIONS

V<sub>DD</sub> = 1.71 V to 1.89 V, PV<sub>DD</sub> = 1.71 V to 1.89 V, V<sub>AA</sub> = 2.6 V to 3.465 V, V<sub>DD\_IO</sub> = 1.71 V to 3.63 V.

All specifications T<sub>MIN</sub> to T<sub>MAX</sub> (−40°C to +85°C), unless otherwise noted.

**Table 4.**

Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
f <sub>CLKIN_A</sub>	SD/ED		27		MHz
f <sub>CLKIN_A</sub>	ED (at 54 MHz)		54		MHz
f <sub>CLKIN_A</sub>	HD		74.25		MHz
f <sub>CLKIN_B</sub>	ED		27		MHz
f <sub>CLKIN_B</sub>	HD		74.25		MHz
CLKIN_A High Time, t <sub>9</sub>		40			% of one clock cycle
CLKIN_A Low Time, t <sub>10</sub>		40			% of one clock cycle
CLKIN_B High Time, t <sub>9</sub>		40			% of one clock cycle
CLKIN_B Low Time, t <sub>10</sub>		40			% of one clock cycle
CLKIN_A Peak-to-Peak Jitter Tolerance			2		±ns
CLKIN_B Peak-to-Peak Jitter Tolerance			2		±ns

<sup>1</sup> SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition.

**ANALOG OUTPUT SPECIFICATIONS** $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $PV_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $V_{AA} = 2.6 \text{ V to } 3.465 \text{ V}$ ,  $V_{DD\_IO} = 1.71 \text{ V to } 3.63 \text{ V}$ ,  $V_{REF} = 1.235 \text{ V}$  (driven externally).All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), unless otherwise noted.**Table 5.**

Parameter	Conditions	Min	Typ	Max	Unit
Full Drive Output Current (Full-Scale)	$R_{SET} = 510 \Omega$ , $R_L = 37.5 \Omega$ DAC 1, DAC 2, DAC 3 enabled <sup>1</sup>	33	34.6	37	mA
	$R_{SET} = 510 \Omega$ , $R_L = 37.5 \Omega$ DAC 1 enabled only <sup>2</sup>	33	33.5	37	mA
Low-Drive Output Current (Full-Scale) <sup>3</sup>	$R_{SET} = 4.12 \text{ k}\Omega$ , $R_L = 300 \Omega$ DAC 1 to DAC 6	4.1	4.3	4.5	mA
			1.0		%
DAC-to-DAC Matching		0		1.4	V
Output Compliance, $V_{OC}$	DAC 1, DAC 2, DAC 3		10		pF
	DAC 4, DAC 5, DAC 6		6		pF
Output Capacitance, $C_{OUT}$	DAC 1, DAC 2, DAC 3		8		ns
	DAC 4, DAC 5, DAC 6		6		ns
Analog Output Delay <sup>4</sup>	DAC 1, DAC 2, DAC 3		2		ns
	DAC 4, DAC 5, DAC 6		1		ns
DAC Analog Output Skew	DAC 1, DAC 2, DAC 3				
	DAC 4, DAC 5, DAC 6				

<sup>1</sup> Applicable to full-drive capable DACs only, that is, DAC 1, DAC 2, DAC 3.<sup>2</sup> The recommended method of bringing this typical value back to the ideal value is by adjusting Register 0x0B to the recommended value of 0x12.<sup>3</sup> Applicable to all DACs.<sup>4</sup> Output delay measured from the 50% point of the rising edge of the input clock to the 50% point of the DAC output full-scale transition.**DIGITAL INPUT/OUTPUT SPECIFICATIONS—3.3 V** $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $PV_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $V_{AA} = 2.6 \text{ V to } 3.465 \text{ V}$ ,  $V_{DD\_IO} = 2.97 \text{ V to } 3.63 \text{ V}$ .All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), unless otherwise noted.**Table 6.**

Parameter	Conditions	Min	Typ	Max	Unit
Input High Voltage, $V_{IH}$		2.0			V
Input Low Voltage, $V_{IL}$			0.8		V
Input Leakage Current, $I_{IN}$	$V_{IN} = V_{DD\_IO}$		$\pm 10$		$\mu\text{A}$
Input Capacitance, $C_{IN}$			4		pF
Output High Voltage, $V_{OH}$	$I_{SOURCE} = 400 \mu\text{A}$	2.4			V
Output Low Voltage, $V_{OL}$	$I_{SINK} = 3.2 \text{ mA}$		0.4		V
Three-State Leakage Current	$V_{IN} = 0.4 \text{ V}, 2.4 \text{ V}$		$\pm 1.0$		$\mu\text{A}$
Three-State Output Capacitance			4		pF

**DIGITAL INPUT/OUTPUT SPECIFICATIONS—1.8 V**When  $V_{DD\_IO}$  is set to 1.8 V, all the digital video inputs and control inputs, such as I<sup>2</sup>C, HS, and VS, should use 1.8 V levels. $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $PV_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $V_{AA} = 2.6 \text{ V to } 3.465 \text{ V}$ ,  $V_{DD\_IO} = 1.71 \text{ V to } 1.89 \text{ V}$ .All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), unless otherwise noted.**Table 7.**

Parameter	Conditions	Min	Typ	Max	Unit
Input High Voltage, $V_{IH}$		$0.7 V_{DD\_IO}$			V
Input Low Voltage, $V_{IL}$			$0.3 V_{DD\_IO}$		V
Input Capacitance, $C_{IN}$			4		pF
Output High Voltage, $V_{OH}$	$I_{SOURCE} = 400 \mu\text{A}$	$V_{DD\_IO} - 0.4$			V
Output Low Voltage, $V_{OL}$	$I_{SINK} = 3.2 \text{ mA}$		0.4		V
Three-State Output Capacitance			4		pF

**DIGITAL TIMING SPECIFICATIONS—3.3 V** $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $PV_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $V_{AA} = 2.6 \text{ V to } 3.465 \text{ V}$ ,  $V_{DD\_IO} = 2.97 \text{ V to } 3.63 \text{ V}$ .All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), unless otherwise noted.**Table 8.**

<b>Parameter</b>	<b>Conditions<sup>1</sup></b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
VIDEO DATA AND VIDEO CONTROL PORT <sup>2,3</sup>					
Data Input Setup Time, $t_{11}^4$	SD ED/HD-SDR ED/HD-DDR ED (at 54 MHz)	2.1 2.3 2.3 1.7			ns
Data Input Hold Time, $t_{12}^4$	SD ED/HD-SDR ED/HD-DDR ED (at 54 MHz)	1.0 1.1 1.1 1.0			ns
Control Input Setup Time, $t_{11}^4$	SD ED/HD-SDR or ED/HD-DDR ED (at 54 MHz)	2.1 2.3 1.7			ns
Control Input Hold Time, $t_{12}^4$	SD ED/HD-SDR or ED/HD-DDR ED (at 54 MHz)	1.0 1.1 1.0			ns
Control Output Access Time, $t_{13}^4$	SD ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz)		12	10	ns
Control Output Hold Time, $t_{14}^4$	SD ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz)	4.0 3.5			ns
Pipeline Delay <sup>5</sup>					
SD <sup>1</sup>					
CVBS/YC Outputs (2x)	SD oversampling disabled	68			Clock cycles
CVBS/YC Outputs (16x)	SD oversampling enabled	67			Clock cycles
Component Outputs (2x)	SD oversampling disabled	78			Clock cycles
Component Outputs (16x)	SD oversampling enabled	84			Clock cycles
ED <sup>1</sup>					
Component Outputs (1x)	ED oversampling disabled	41			Clock cycles
Component Outputs (8x)	ED oversampling enabled	46			Clock cycles
HD <sup>1</sup>					
Component Outputs (1x)	HD oversampling disabled	40			Clock cycles
Component Outputs (4x)	HD oversampling enabled	44			Clock cycles

<sup>1</sup> SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, SDR = single data rate, DDR = dual data rate.<sup>2</sup> Video data: C[9:0], Y[9:0], and S[9:0].<sup>3</sup> Video control: P\_HSYNC, P\_VSYNC, P\_BLANK, S\_HSYNC, and S\_VSYNC.<sup>4</sup> Guaranteed by characterization.<sup>5</sup> Guaranteed by design.

**DIGITAL TIMING SPECIFICATIONS—1.8 V** $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $PV_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $V_{AA} = 2.6 \text{ V to } 3.465 \text{ V}$ ,  $V_{DD\_IO} = 1.71 \text{ V to } 1.89 \text{ V}$ .All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), unless otherwise noted.**Table 9.**

Parameter	Conditions <sup>1</sup>	Min	Typ	Max	Unit
VIDEO DATA AND VIDEO CONTROL PORT <sup>2,3</sup>					
Data Input Setup Time, $t_{11}^4$	SD ED/HD-SDR ED/HD-DDR ED (at 54 MHz)	1.4 1.9 1.9 1.6			ns
Data Input Hold Time, $t_{12}^4$	SD ED/HD-SDR ED/HD-DDR ED (at 54 MHz)	1.4 1.5 1.5 1.3			ns
Control Input Setup Time, $t_{11}^4$	SD ED/HD-SDR or ED/HD-DDR ED (at 54 MHz)	1.4 1.2 1.0			ns
Control Input Hold Time, $t_{12}^4$	SD ED/HD-SDR or ED/HD-DDR ED (at 54 MHz)	1.4 1.0 1.0			ns
Control Output Access Time, $t_{13}^4$	SD ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz)		13	12	ns
Control Output Hold Time, $t_{14}^4$	SD ED/HD-SDR, ED/HD-DDR or ED (at 54 MHz)	4.0 5.0			ns
PIPELINE DELAY <sup>5</sup>					
SD <sup>1</sup>					
CVBS/YC Outputs (2x)	SD oversampling disabled	68			Clock cycles
CVBS/YC Outputs (16x)	SD oversampling enabled	67			Clock cycles
Component Outputs (2x)	SD oversampling disabled	78			Clock cycles
Component Outputs (16x)	SD oversampling enabled	84			Clock cycles
ED <sup>1</sup>					
Component Outputs (1x)	ED oversampling disabled	41			Clock cycles
Component Outputs (8x)	ED oversampling enabled	46			Clock cycles
HD <sup>1</sup>					
Component Outputs (1x)	HD oversampling disabled	40			Clock cycles
Component Outputs (4x)	HD oversampling enabled	44			Clock cycles

<sup>1</sup> SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, SDR = single data rate, DDR = dual data rate.<sup>2</sup> Video data: C[9:0], Y[9:0], and S[9:0].<sup>3</sup> Video control: P\_HSYNC, P\_VSYNC, P\_BLANK, S\_HSYNC, and S\_VSYNC.<sup>4</sup> Guaranteed by characterization.<sup>5</sup> Guaranteed by design.

**MPU PORT TIMING SPECIFICATIONS** $V_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $PV_{DD} = 1.71 \text{ V to } 1.89 \text{ V}$ ,  $V_{AA} = 2.6 \text{ V to } 3.465 \text{ V}$ ,  $V_{DD\_IO} = 1.71 \text{ V to } 3.63 \text{ V}$ .All specifications  $T_{MIN}$  to  $T_{MAX}$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), unless otherwise noted.**Table 10.**

Parameter	Conditions	Min	Typ	Max	Unit
MPU PORT, I <sup>2</sup> C MODE <sup>1</sup>	See Figure 19				
SCL Frequency		0		400	kHz
SCL High Pulse Width, $t_1$		0.6			μs
SCL Low Pulse Width, $t_2$		1.3			μs
Hold Time (Start Condition), $t_3$		0.6			μs
Setup Time (Start Condition), $t_4$		0.6			μs
Data Setup Time, $t_5$		100			ns
SDA, SCL Rise Time, $t_6$				300	ns
SDA, SCL Fall Time, $t_7$				300	ns
Setup Time (Stop Condition), $t_8$			0.6		μs

<sup>1</sup> Guaranteed by characterization.**POWER SPECIFICATIONS** $V_{DD} = 1.8 \text{ V}$ ,  $PV_{DD} = 1.8 \text{ V}$ ,  $V_{AA} = 3.3 \text{ V}$ ,  $V_{DD\_IO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .**Table 11.**

Parameter	Conditions	Min	Typ	Max	Unit
NORMAL POWER MODE <sup>1,2</sup>					
$I_{DD}^3$	SD only (16x oversampling) ED only (8x oversampling) <sup>4</sup> HD only (4x oversampling) <sup>4</sup> SD (16x oversampling) and ED (8x oversampling) SD (16x oversampling) and HD (4x oversampling)	90 65 91 95 122			mA
$I_{DD\_IO}$		1			mA
$I_{AA}^5$	Three DACs enabled (ED/HD only) Six DACs enabled (SD only and simultaneous modes )	124 140			mA
$I_{PLL}$	SD only, ED only, or HD only modes Simultaneous modes	5 10			mA
SLEEP MODE					
$I_{DD}$		5			μA
$I_{AA}$		0.3			μA
$I_{DD\_IO}$		0.2			μA
$I_{PLL}$		0.1			μA

<sup>1</sup>  $R_{SET1} = 510 \Omega$  (DAC 1, DAC 2 and DAC 3 operating in full-drive mode).  $R_{SET2} = 4.12 \text{ k}\Omega$  (DAC 4, DAC 5, and DAC 6 operating in low drive mode).<sup>2</sup> 75% color bar test pattern applied to pixel data pins.<sup>3</sup>  $I_{DD}$  is the continuous current required to drive the digital core.<sup>4</sup> Applicable to both single data rate (SDR) and dual data rate (DDR) input modes.<sup>5</sup>  $I_{AA}$  is the total current required to supply all DACs including the  $V_{REF}$  circuitry.

**VIDEO PERFORMANCE SPECIFICATIONS**

$V_{DD} = 1.8 \text{ V}$ ,  $PV_{DD} = 1.8 \text{ V}$ ,  $V_{AA} = 3.3 \text{ V}$ ,  $V_{DD\_IO} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{REF}$  driven externally.

**Table 12.**

Parameter	Conditions	Min	Typ	Max	Unit
STATIC PERFORMANCE					
Resolution		14			Bits
Integral Nonlinearity	$R_{SET1} = 510 \Omega$ , $R_{L1} = 37.5 \Omega$	3			LSBs
	$R_{SET2} = 4.12 \text{ k}\Omega$ , $R_{L2} = 300 \Omega$	4			LSBs
Differential Nonlinearity <sup>1</sup> +ve	$R_{SET1} = 510 \Omega$ , $R_{L1} = 37.5 \Omega$	1			LSBs
	$R_{SET2} = 4.12 \text{ k}\Omega$ , $R_{L2} = 300 \Omega$	3.2			LSBs
Differential Nonlinearity <sup>1</sup> -ve	$R_{SET1} = 510 \Omega$ , $R_{L1} = 37.5 \Omega$	1.7			LSBs
	$R_{SET2} = 4.12 \text{ k}\Omega$ , $R_{L2} = 300 \Omega$	1.4			LSBs
STANDARD DEFINITION (SD) MODE					
Luminance Nonlinearity		0.2			$\pm\%$
Differential Gain	NTSC	0.2			%
Differential Phase	NTSC	0.3			Degrees
SNR	Luma ramp	64.5			dB
SNR	Flat field full bandwidth	79.5			dB
ENHANCED DEFINITION (ED) MODE					
Luma Bandwidth		12.5			MHz
Chroma Bandwidth		5.8			MHz
HIGH DEFINITION (HD) MODE					
Luma Bandwidth		30			MHz
Chroma Bandwidth		13.75			MHz

<sup>1</sup> Differential nonlinearity (DNL) measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal step value. For -ve DNL, the actual step value lies below the ideal step value.


## TIMING DIAGRAMS

The following abbreviations are used in Figure 2 to Figure 13:

- $t_9$  = clock high time
- $t_{10}$  = clock low time
- $t_{11}$  = data setup time

- $t_{12}$  = data hold time
- $t_{13}$  = control output access time
- $t_{14}$  = control output hold time


In addition, refer to Table 36 for the ADV7344 input configuration.



\*SELECTED BY SUBADDRESS 0x01, BIT 7.

Figure 2. SD Only, 8-/10-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 000)


06400-002



\*SELECTED BY SUBADDRESS 0x01, BIT 7.


Figure 3. SD Only, 16-/20-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 000)

06400-003




06400-004

Figure 4. SD Only, 24-/30-Bit, 4:4:4 RGB Pixel Input Mode (Input Mode 000)



06400-005

Figure 5. ED/HD-SDR Only, 16-/20-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 001)



06400-006

Figure 6. ED/HD-SDR Only, 24-/30-Bit, 4:4:4 YCrCb Pixel Input Mode (Input Mode 001)






Figure 7. ED/HD-SDR Only, 24-/30-Bit, 4:4:4 RGB Pixel Input Mode (Input Mode 001)



\*LUMA/CHROMACLOCK RELATIONSHIP CAN BE INVERTED  
USING SUBADDRESS 0x01, BITS 1 AND 2.

Figure 8. ED/HD-DDR Only, 8-/10-Bit, 4:2:2 YCrCb (Hsync/Vsync) Pixel Input Mode (Input Mode 010)



\*LUMA/CHROMA CLOCK RELATIONSHIP CAN BE INVERTED  
USING SUBADDRESS 0x01, BITS 1 AND 2.

Figure 9. ED/HD-DDR Only, 8-/10-Bit, 4:2:2 YCrCb (EAV/SAV) Pixel Input Mode (Input Mode 010)




Figure 10. SD, ED/HD-SDR Input Mode, 16-/20-Bit, 4:2:2 ED/HD and 8-/10-Bit, SD Pixel Input Mode (Input Mode 011)




Figure 11. SD, ED/HD-DDR Input Mode, 8-/10-Bit, 4:2:2 ED/HD and 8-/10-Bit, SD Pixel Input Mode (Input Mode 100)




Figure 12. ED Only (at 54 MHz), 8-/10-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Pixel Input Mode (Input Mode 111)





Figure 13. ED Only (at 54 MHz), 8-/10-Bit, 4:2:2 YCrCb (EAV/SAV) Pixel Input Mode (Input Mode 111)




a AND b AS PER RELEVANT STANDARD.

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A SYNC FALLING EDGE ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

Figure 14. ED-SDR, 16-/20-Bit, 4:2:2 YCrCb (Hsync/Vsync) Input Timing Diagram



a = 32 CLOCK CYCLES FOR 525p  
 a = 24 CLOCK CYCLES FOR 625p  
 AS RECOMMENDED BY STANDARD


b(MIN) = 244 CLOCK CYCLES FOR 525p  
 b(MIN) = 264 CLOCK CYCLES FOR 625p

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A SYNC FALLING EDGE ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

06400-015

Figure 15. ED-DDR, 8-/10-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram




a AND b AS PER RELEVANT STANDARD.

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

06400-016

Figure 16. HD-SDR, 16-/20-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram




a AND b AS PER RELEVANT STANDARD.

c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING SPECIFICATION SECTION OF THE DATA SHEET.

A FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY.

06400-017

Figure 17. HD-DDR, 8-/10-Bit, 4:2:2 YCrCb (HSYNC/VSYNC) Input Timing Diagram



06400-018

Figure 18. SD Input Timing Diagram (Timing Mode 1)




Figure 19. MPU Port Timing Diagram (I<sup>2</sup>C Mode)

## ABSOLUTE MAXIMUM RATINGS

Table 13.

Parameter <sup>1</sup>	Rating
V <sub>AA</sub> to AGND	-0.3 V to +3.9 V
V <sub>DD</sub> to DGND	-0.3 V to +2.3 V
PV <sub>DD</sub> to PGND	-0.3 V to +2.3 V
V <sub>DD_IO</sub> to GND <sub>_IO</sub>	-0.3 V to +3.9 V
AGND to DGND	-0.3 V to +0.3 V
AGND to PGND	-0.3 V to +0.3 V
AGND to GND <sub>_IO</sub>	-0.3 V to +0.3 V
DGND to PGND	-0.3 V to +0.3 V
DGND to GND <sub>_IO</sub>	-0.3 V to +0.3 V
PGND to GND <sub>_IO</sub>	-0.3 V to +0.3 V
Digital Input Voltage to GND <sub>_IO</sub>	-0.3 V to V <sub>DD_IO</sub> + 0.3 V
Analog Outputs to AGND	-0.3 V to V <sub>AA</sub>
Maximum CLKIN Input Frequency	80 MHz
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Junction Temperature (T <sub>J</sub> )	150°C
Lead Temperature (Soldering, 10 sec)	260°C

<sup>1</sup> Analog output short circuit to any power supply or common can be of an indefinite duration.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The ADV7344 is a high performance integrated circuit with an ESD rating of <1 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

### THERMAL RESISTANCE

θ<sub>JA</sub> is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 14. Thermal Resistance<sup>1</sup>

Package Type	θ <sub>JA</sub>	θ <sub>Jc</sub>	Unit
64-Lead LQFP	47	11	°C/W

<sup>1</sup> Values are based on a JEDEC 4-layer test board.

The ADV7344 is an RoHS-compliant, Pb-free product. The lead finish is 100% pure Sn electroplate. The device is suitable for Pb-free applications up to 255°C (±5°C) IR reflow (JEDEC STD-20).

It is backward compatible with conventional SnPb soldering processes. The electroplated Sn coating can be soldered with Sn/Pb solder paste at conventional reflow temperatures of 220°C to 235°C.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.**  
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 20. Pin Configuration

Table 15. Pin Function Descriptions

Pin No.	Mnemonic	Input/ Output	Description
13, 12, 9 to 2	Y9 to Y0	I	10-Bit Pixel Port (Y9 to Y0). Y0 is the LSB. Refer to Table 36 for input modes.
29 to 25, 18 to 14	C9 to C0	I	10-Bit Pixel Port (C9 to C0). C0 is the LSB. Refer to Table 36 for input modes.
62 to 58, 55 to 51	S9 to S0	I	10-Bit Pixel Port (S9 to S0). S0 is the LSB. Refer to Table 36 for input modes.
30	CLKIN_A	I	Pixel Clock Input for HD only (74.25 MHz), ED <sup>1</sup> only (27 MHz or 54 MHz), or SD only (27 MHz).
63	CLKIN_B	I	Pixel Clock Input for Dual Modes Only. Requires a 27 MHz reference clock for ED operation or a 74.25 MHz reference clock for HD operation.
50	S_HSYNC	I/O	SD Horizontal Synchronization Signal. This pin can also be configured to output an SD, ED, or HD horizontal synchronization signal. See the External Horizontal and Vertical Synchronization Control section.
49	S_VSYNC	I/O	SD Vertical Synchronization Signal. This pin can also be configured to output an SD, ED, or HD vertical synchronization signal. See the External Horizontal and Vertical Synchronization Control section.
22	P_HSYNC	I	ED/HD Horizontal Synchronization Signal. See the External Horizontal and Vertical Synchronization Control section.
23	P_VSYNC	I	ED/HD Vertical Synchronization Signal. See the External Horizontal and Vertical Synchronization Control section.
24	P_BLANK	I	ED/HD Blanking Signal. See the External Horizontal and Vertical Synchronization Control section.
48	SFL	I/O	Subcarrier Frequency Lock (SFL) Input.
47	R <sub>SET1</sub>	I	This pin is used to control the amplitudes of the DAC 1, DAC 2, and DAC 3 outputs. For full-drive operation (for example, into a 37.5 Ω load), a 510 Ω resistor must be connected from R <sub>SET1</sub> to AGND. For low-drive operation (for example, into a 300 Ω load), a 4.12 kΩ resistor must be connected from R <sub>SET1</sub> to AGND.
36	R <sub>SET2</sub>	I	This pin is used to control the amplitudes of the DAC 4, DAC 5, and DAC 6 outputs. A 4.12 kΩ resistor must be connected from R <sub>SET2</sub> to AGND.
45, 35	COMP1, COMP2	O	Compensation Pins. Connect a 2.2 nF capacitor from both COMP pins to V <sub>AA</sub> .
44, 43, 42	DAC 1, DAC 2, DAC 3	O	DAC Outputs. Full- and low -drive capable DACs.

Pin No.	Mnemonic	Input/ Output	Description
39, 38, 37	DAC 4, DAC 5, DAC 6	O	DAC Outputs. Low-drive only capable DACs.
21	SCL	I	I <sup>2</sup> C Clock Input.
20	SDA	I/O	I <sup>2</sup> C Data Input/Output.
19	ALSB	I	This signal sets up the LSB <sup>2</sup> of the MPU I <sup>2</sup> C address (see the Power Supply Sequencing section for more information).
46	V <sub>REF</sub>		Optional External Voltage Reference Input for DACs or Voltage Reference Output.
41	V <sub>AA</sub>	P	Analog Power Supply (3.3 V).
10, 56	V <sub>DD</sub>	P	Digital Power Supply (1.8 V). For dual-supply configurations, V <sub>DD</sub> can be connected to other 1.8 V supplies through a ferrite bead or suitable filtering.
1	V <sub>DD_IO</sub>	P	Input/Output Digital Power Supply (1.8 V or 3.3 V).
34	PV <sub>DD</sub>	P	PLL Power Supply (1.8 V). For dual-supply configurations, PV <sub>DD</sub> can be connected to other 1.8 V supplies through a ferrite bead or suitable filtering.
33	EXT_LF1	I	External Loop Filter for On-Chip PLL 1.
31	EXT_LF2	I	External Loop Filter for On-Chip PLL 2.
32	PGND	G	PLL Ground Pin.
40	AGND	G	Analog Ground Pin.
11, 57	DGND	G	Digital Ground Pin.
64	GND_IO	G	Input/Output Supply Ground Pin.

<sup>1</sup> ED = enhanced definition = 525p and 625p.

<sup>2</sup> LSB = least significant bit. In the ADV7344, setting the LSB to 0 sets the I<sup>2</sup>C address to 0xD4. Setting it to 1 sets the I<sup>2</sup>C address to 0xD6.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 21. ED 8x Oversampling, PrPb Filter (Linear) Response




Figure 24. ED 8x Oversampling, Y Filter Response (Focus on Pass Band)




Figure 22. ED 8x Oversampling, PrPb Filter (SSAF™) Response




Figure 25. HD 4x Oversampling, PrPb (SSAF) Filter Response (4:2:2 Input)




Figure 23. ED 8x Oversampling, Y Filter Response




Figure 26. HD 4x Oversampling, PrPb (SSAF) Filter Response (4:4:4 Input)




Figure 27. HD 4x Oversampling, Y Filter Response




Figure 28. HD 4x Oversampling, Y Filter Response (Focus on Pass Band)




Figure 30. SD PAL, Luma Low-Pass Filter Response




Figure 31. SD NTSC, Luma Notch Filter Response




Figure 29. SD NTSC, Luma Low-Pass Filter Response




Figure 32. SD PAL, Luma Notch Filter Response




Figure 33. SD, 16x Oversampling, Y Filter Response




Figure 36. SD Luma SSAF Filter, Programmable Gain




Figure 34. SD Luma SSAF Filter Response up to 12 MHz




Figure 37. SD Luma SSAF Filter, Programmable Attenuation




Figure 35. SD Luma SSAF Filter, Programmable Responses




Figure 38. SD Luma CIF Low-Pass Filter Response