## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### AFBR-707SDZ

10Gb Ethernet, 1310 nm, 10GBASE-LRM, SFP+ Transceiver for Legacy MMF links on OM1, OM2, OM3 fiber up to 220m

### **Data Sheet**

#### Description

The Avago AFBR-707SDZ transceiver is part of a family of SFP+ products. This transceiver utilizes Avago's 1310 nm FP and PIN Detector technology to provide an IEEE 10Gb Ethernet design compliant with the 10GBASE-LRM standard. The AFBR-707SDZ transceiver is designed to enable 10Gb Ethernet equipment designs with very high port density based on the new electrical and mechanical specification enhancements to the well known SFP specifications developed by the SFF Committee. These specifications are referred to as SFP+ to recognize these enhancements to previous SFP specifications used for lower speed products. Avago Technologies is an active participant in the SFF Committee specification development activities.

#### **Related Products**

- The AFBR-703SDZ (AFBR-703ASDZ) with case temperature 0-70 (0-85) °C is an SFP+ 10 Gigabit Ethernet 10GBASE-SR transceiver for use on multimode fiber cables. It is best suited for OM3 high bandwidth MMF link applications with link lengths up to 300 meters.
- AFCT-701SDZ (AFCT-701ASDZ) SFP+ 10 Gigabit Ethernet 10GBASE-LR transceiver with case temperature 0-70 (0-85) °C for operation in SMF link applications to 10 km
- AFCT-5016Z SFP+ Evaluation Board The purpose of this SFP+ evaluation board is to provide the designer with a convenient means for evaluating SFP+ fiber optic transceivers.

# Avage Milling

#### **Features**

- Avago 1310 nm FP source and Transmitter Optical Subassembly technology
- Typical power dissipation 790mW
- Full digital diagnostic management interface
- Avago SFP+ package design enables equipment EMI performance in high port density applications with margin to Class B limits

#### **Specifications**

- Optical interface specifications per IEEE 802.3aq 10GBASE-LRM
- Electrical interface specifications per SFF Committee SFF 8431 Specifications for Enhanced 8.5 and 10 Gigabit Small Form Factor Pluggable Module "SFP+"
- Management interface specifications per SFF Committee SFF 8431 and SFF 8472 Diagnostic Monitoring Interface for Optical Transceivers
- Mechanical specifications per SFF Committee SFF 8432 Improved Pluggable Formfactor "IPF"
- LC Duplex optical connector interface confirming to ANSI TIA/EA 604-10 (FOCIS 10A)
- Compliant to Restriction on Hazardous Substances (RoHS) per EU and China requirements
- Class 1 Eye safe per requirements of IEC 60825-1 / CDRH



#### Description, continued

#### Installation

The AFBR-707SDZ transceiver package is compliant with the SFF 8432 Improved Pluggable Formfactor housing specification for the SFP+. It can be installed in any INF-8074 or SFF-8431/2 compliant Small Form Pluggable (SFP) port regardless of host equipment operating status The AFBR-707SDZ is hot-pluggable, allowing the module to be installed while the host system is operating and on-line. Upon insertion, the transceiver housing makes initial contact with the host board SFP cage, mitigating potential damage due to Electro-Static Discharge (ESD).

#### **Digital Diagnostic Interface and Serial Identification**

The two-wire interface protocol and signaling detail are based on SFF-8431. Conventional EEPROM memory, bytes 0-255 at memory address 0xA0, is organized in compliance with SFF-8431. New digital diagnostic information, bytes 0-255 at memory address 0xA2, is compliant to SFF-8472. The new diagnostic information provides the opportunity for Predictive Failure Identification, Compliance Prediction, Fault Isolation and Component Monitoring.

#### **Predictive Failure Identification**

The AFBR-707SDZ predictive failure feature allows a host to identify potential link problems before system performance is impacted. Prior identification of link problems enables a host to service an application via "fail over" to a redundant link or replace a suspect device, maintaining system uptime in the process. For applications where ultra-high system uptime is required, a digital SFP provides a means to monitor two real-time laser metrics associated with observing laser degradation and predicting failure: average laser bias current (Tx\_Bias) and average laser optical power (Tx\_Power).

#### **Compliance Prediction**

Compliance prediction is the ability to determine if an optical transceiver is operating within its operating and environmental requirements. AFBR-707SDZ devices provide real-time access to transceiver internal supply voltage and temperature, allowing a host to identify potential component compliance issues. Received optical power is also available to assess compliance of a cable plant and remote transmitter. When operating out of requirements, the link cannot guarantee error free transmission.

#### **Fault Isolation**

The fault isolation feature allows a host to quickly pinpoint the location of a link failure, minimizing downtime. For optical links, the ability to identify a fault at a local device, remote device or cable plant is crucial to speeding service of an installation. AFBR-707SDZ real-time monitors of Tx\_Bias, Tx\_Power, Vcc, Temperature and Rx\_Power can be used to assess local transceiver current operating conditions. In addition, status flags TX\_DIS-ABLE and Rx Loss of Signal (LOS) are mirrored in memory and available via the two-wire serial interface.

#### **Component Monitoring**

Component evaluation is a more casual use of the AFBR-707SDZ real-time monitors of Tx\_Bias, Tx\_Power, Vcc, Temperature and Rx\_Power. Potential uses are as debugging aids for system installation and design, and transceiver parametric evaluation for factory or field qualification. For example, temperature per module can be observed in high density applications to facilitate thermal evaluation of blades, PCI cards and systems.




Figure 1. Transceiver functional diagram

#### **Transmitter Section**

The transmitter section includes the Transmitter Optical Sub-Assembly (TOSA) and laser driver circuitry. The TOSA, containing an Avago designed and manufactured 1310 nm FP light source, is located at the optical interface and mates with the LC optical connector. The TOSA is driven by an IC which uses the incoming differential high speed logic signal to modulate the laser diode driver current. This Tx laser driver circuit regulates the optical power at a constant level provided the incoming data pattern is DC balanced.

#### Transmit Disable (TX\_DISABLE)

The AFBR-707SDZ accepts an LVTTL compatible transmit disable control signal input which shuts down the transmitter optical output. A high signal implements this function while a low signal allows normal transceiver operation. In the event of a fault (e.g. eye safety circuit activated), cycling this control signal resets the module as depicted in Figure 6. An internal pull up resistor disables the transceiver transmitter until the host pulls the input low. TX\_DISABLE can also be asserted via the two-wire interface (address A2h, byte 110, bit 6) and monitored (address A2h, byte 110, bit 7).

The contents of A2h, byte 110, bit 6 are logic OR'd with hardware TX\_DISABLE (contact 3) to control transmitter operation. The normal behavior of this feature is to reset a TX disabled transceiver to TX enabled when it is power cycled or hot-plugged.

#### Transmit Fault (TX\_FAULT)

A catastrophic laser fault will activate the transmitter signal, TX\_FAULT, and disable the laser. This signal is an open collector output (pull-up required on the host board). A low signal indicates normal laser operation and a high signal indicates a fault. A fault is defined as laser power below or above the specified IEEE 802.3aq min/max range. The TX\_FAULT will be latched high when a laser fault occurs and is cleared by toggling the TX\_DISABLE input or power cycling the transceiver. The transmitter fault condition can also be monitored via the two-wire serial interface (address A2, byte 110, bit 2).

#### **Receiver Section**

The receiver section comprises the Receiver Optical Sub-Assembly (ROSA). The ROSA, containing a PIN photodiode and custom transimpedance amplifier, is located at the optical interface and mates with the LC optical connector.

#### Receiver Loss of Signal (Rx\_LOS)

A high status signal indicates loss of signal, indicating link failures such as broken fiber or failed transmitter. Rx\_LOS can also be monitored via the two-wire serial interface (address A2h, byte 110, bit 1).

#### Functional Data I/O

The AFBR-707SDZ interfaces with the host circuit board through the twenty contact SFP+ electrical connector. See Table 2 for contact descriptions. The module edge connector is shown in Figure 3.

The AFBR-707SDZ high speed transmit and receive interfaces require SFF-8431 compliant signal lines on the host board. To simplify board requirements, biasing resistors and AC coupling capacitors are incorporated into the SFP+ transceiver module (per SFF-8431) and hence are not required on the host board. The TX\_DISABLE, TX\_FAULT and RX\_LOS signals require LVTTL signals on the host board (per SFF-8431) if used. If an application does not take advantage of these functions, care must be taken to ground TX\_DISABLE to enable normal operation.

Figure 2 depicts the recommended interface circuit to link the AFBR-707SDZ to supporting physical layer ICs. Timing for the dedicated SFP+ control signals implemented in the transceiver are listed in Figure 6.

#### **Application Support**

An Evaluation Kit and Reference Designs are available to assist in evaluation of the AFBR-707SDZ. Please contact your local Field Sales representative for availability and ordering details.

#### Caution

There are no user serviceable parts nor maintenance requirements for the AFBR-707SDZ. All mechanical adjustments are made at the factory prior to shipment. Tampering with, modifying, misusing or improperly handling the AFBR-707SDZ will void the product warranty. It may also result in improper operation and possibly overstress the laser source. Performance degradation or device failure may result. Connection of the AFBR-707SDZ to a light source not compliant with IEEE Std. 802.3ag Clause 52 and SFF-8341 specifications, operating above maximum operating conditions or in a manner inconsistent with it's design and function may result in exposure to hazardous light radiation and may constitute an act of modifying or manufacturing a laser product. Persons performing such an act are required by law to recertify and re-identify the laser product under the provisions of U.S. 21 CFR (Subchapter J) and TUV.

#### **Customer Manufacturing Processes**

This module is pluggable and is not designed for aqueous wash, IR reflow, or wave soldering processes.

#### **Ordering Information**

Please contact your local field sales engineer or one of Avago Technologies franchised distributors for ordering information. For technical information, please visit Avago Technologies' WEB page at www.avagotech.com. For information related to SFF Committee documentation visit www.sffcommittee.org.

#### **Regulatory Compliance**

The AFBR-707SDZ complies with all applicable laws and regulations as detailed in Table 1. Certification level is dependent on the overall configuration of the host equipment. The transceiver performance is offered as a figure of merit to assist the designer.

#### **Electrostatic Discharge (ESD)**

The AFBR-707SDZ is compatible with ESD levels found in typical manufacturing and operating environments as described in Table 1. In the normal handling and operation of optical transceivers, ESD is of concern in two circumstances.

The first case is during handling of the transceiver prior to insertion into an SFP compliant cage. To protect the device, it's important to use normal ESD handling precautions. These include use of grounded wrist straps, work-benches and floor wherever a transceiver is handled.

The second case to consider is static discharges to the exterior of the host equipment chassis after installation. If the optical interface is exposed to the exterior of host equipment cabinet, the transceiver may be subject to system level ESD requirements.

#### **Electromagnetic Interference (EMI)**

Equipment incorporating 10 gigabit transceivers is typically subject to regulation by the FCC in the United States, CENELEC EN55022 (CISPR 22) in Europe and VCCI in Japan. The AFBR-707SDZ enables equipment compliance to these standards detailed in Table 1. The metal housing and shielded design of the AFBR-707SDZ minimizes the EMI challenge facing the equipment designer. For superior EMI performance it is recommended that equipment designs utilize SFP+ cages per SFF 8432.

#### **RF Immunity (Susceptibility)**

Due to its shielded design, the EMI immunity of the AFBR-707SDZ exceeds typical industry standards.

#### **Eye Safety**

The AFBR-707SDZ provides Class 1 (single fault tolerant) eye safety by design and has been tested for compliance with the requirements listed in Table 1. The eye safety circuit continuously monitors the optical output power level and will disable the transmitter upon detecting a condition beyond the scope of Class 1 certification Such conditions can be due to inputs from the host board (Vcc fluctuation, unbalanced code) or a fault within the transceiver. US CDRH and EU TUV certificates are listed in table 1.

#### Flammability

The AFBR-707SDZ optical transceiver is made of metal and high strength, heat resistant, chemical resistant and UL 94V-0 flame retardant plastic.

#### Table 1. Regulatory Compliance

Feature	Test Method	Performance
Electrostatic Discharge (ESD) to the Electrical Contacts	MIL-STD883C Method 3015.4 JEDEC DESD22-A11-4-B	Class 1 (> 1KV) for high speed I/O pins Class 1 (> 2KV) for all other pins
Electrostatic Discharge (ESD) to the Duplex LC Receptacle	IEC 61000-4-2	Typically, no damage occurs with 25 kV when the duplex LC connector receptacle is contacted by a Human Body Model probe.
Life Traffic ESD Immunity	IEC 61000-4-2	10 contacts of 8 kV on the electrical faceplate with device inserted into a panel.
Life Traffic ESD Immunity	IEC 61000-4-2	Air discharge of 15 kV (min.) contact to connector without damage.
Electromagnetic Interference (EMI)	FCC Class B CENELEC EN55022 Class B (CISPR 22A) VCCI Class 1	System margins are dependent on customer board and chassis design.
RF Immunity	IEC 61000-4-3	Typically shows no measurable effect from a 10 V/m field swept from 80MHz to 1 GHz
Laser Eye Safety and Equipment Type Testing	US FDA CDRH AEL Class 1 US21 CFR, Subchapter J per	CDRH Accession No. 9720151-079 In Process
TÜV     BAUART       TÜV     GEPRÜFT       TÜV     TYPE       Product Safety     APPROVED	Paragraphs 1002.10 and 1002.12 (IEC) EN60825-1: 1994 + A11 + A2 (IEC) EN60825-2: 1994 + A1 (IEC) EN60950: 1992 + A1 + A2 + A3 + A4 + A11	
Component Recognition	Underwriters Laboratories and Canadian Standards Association Joint Component Recognition for Information Technology Equipment including Electrical Business Equipment	UL file E173874
RoHS Compliance	RoHS Directive 2002/95/EC and it's amendment directives 6/6	SGS Test Report No. LPC1/00896/08 CTS Ref. CTS/0810238/Avago




Figure 2. Typical application configuration

#### **Table 2. Contact Description**

Contact	Symbol	Function/Description	Notes
1	VeeT	Transmitter Signal Ground	Note 1
2	TX_FAULT	Transmitter Fault (LVTTL-O) – High indicates a fault condition	Note 2
3	TX_DISABLE	Transmitter Disable (LVTTL-I) – High or open disables the transmitter	Note 3
4	SDA	Two Wire Serial Interface Data Line (LVCMOS – I/O) (same as MOD-DEF2 in INF-8074)	Note 4
5	SCL	Two Wire Serial Interface Clock Line (LVCMOS – I/O) (same as MOD-DEF1 in INF-8074)	Note 4
6	MOD_ABS	Module Absent (Output), connected to VeeT or VeeR in the module	Note 5
7	RS0	Rate Select 0 - Not used, Presents high input impedance.	
8	RX_LOS	Receiver Loss of Signal (LVTTL-O)	Note 2
9	RS1	Rate Select 1 - Not used, Presents high input impedance.	
10	VeeR	Receiver Signal Ground	Note 1
11	VeeR	Receiver Signal Ground	Note 1
12	RD-	Receiver Data Out Inverted (CML-O)	
13	RD+	Receiver Data Out (CML-O)	
14	VeeR	Receiver Signal Ground	
15	VccR	Receiver Power + 3.3 V	
16	VccT	Transmitter Power + 3.3 V	
17	VeeT	Transmitter Signal Ground	Note 1
18	TD+	Transmitter Data In (CML-I)	
19	TD-	Transmitter Data In Inverted (CML-I)	
20	VeeT	Transmitter Signal Ground	Note 1

#### Notes:

1. The module signal grounds are isolated from the module case.

2. This is an open collector/drain output that on the host board requires a 4.7 kΩ to 10 kΩ pullup resistor to VccHost. See Figure 2.

3. This input is internally biased high with a 4.7 k $\Omega$  to 10 k $\Omega$  pullup resistor to VccT.

4. Two-Wire Serial interface clock and data lines require an external pullup resistor dependent on the capacitance load.

5. This is a ground return that on the host board requires a 4.7 k\Omega to 10 k\Omega pullup resistor to VccHost.




Figure 3. Module edge connector contacts

#### **Table 3. Absolute Maximum Ratings**

Stress in excess of any of the individual Absolute Maximum Ratings can cause immediate catastrophic damage to the module even if all other parameters are within Recommended Operating Conditions. It should not be assumed that limiting values of more than one parameter can be applied concurrently. Exposure to any of the Absolute Maximum Ratings for extended periods can adversely affect reliability.

Parameter	Symbol	Minimum	Maximum	Unit	Notes
Storage Temperature	Ts	-40	100	С	
Case Operating Temperature	Tc	-40	100	С	
Relative Humidity	RH	5	95	%	
Supply Voltage	VccT, VccR	-0.3	3.8	V	Note 1
Low Speed Input Voltage		-0.5	Vcc+0.5	V	
Two-Wire Interface Input Voltage		-0.5	Vcc+0.5	V	
High Speed Input Voltage, Single Ended		-0.3	Vcc+0.5	V	
High Speed Input Voltage, Differential			2.5	V	
Low Speed Output Current		-20	20	mA	
Optical Receiver Input Average Power			1.5	dBm	
N .					

Note;

1. The module supply voltages, VccT and VccR must not differ by more than 0.5 V or damage to the device may occur.

#### **Table 4. Recommended Operating Conditions**

Recommended Operating Conditions specify parameters for which the electrical and optical characteristics hold unless otherwise noted. Optical and electrical charactristics are not defined for operation outside the Recommended Operating Conditions, reliability is not implied and damage to the module may occur for such operation over an extended period of time. The SFP+ Module Power Supply Requirements are specified in the latest revision of the SFF 8431 MSA.

Parameter	Symbol	Minimum	Maximum	Unit	Notes
Case Operating Temperature	T <sub>C</sub>	0	70	°C	Note 1
Module Supply Voltage	VccT, VccR	3.135	3.465	V	
Signal Rate		10.311	10.313	GBd	
Power Supply Noise Tolerance including Ripple			66	mVp-p	Note 2
Tx Input Single Ended DC Voltage Tolerance (Ref VeeT)	V	-0.3	4.0	V	
Rx Output Single Ended Voltage Tolerance	V	-0.3	4.0	V	

Notes:

1. Ambient operating temperature limits are based on the Case Operating Temperature limits and are subject to the host system thermal design. See Figure 7 for the module Tc reference point.

2. The Power Supply Filter (PSF) and resulting Power Supply Noise Tolerance (PSNT) are specified in the SFF 8431 MSA. The PSNT value applies over the range from 10Hz to 10MHz.

#### **Table 5. Low Speed Signal Electrical Characteristics**

The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
Module Supply Current	I <sub>CC</sub>		240	289	mA	Note 1
Power Dissipation	P <sub>DISS</sub>		790	1000	mW	
TX_FAULT, RX_LOS	I <sub>OH</sub>	- 50		+ 37.5	μΑ	Note 2
	V <sub>OL</sub>	- 0.3		0.4	V	
TX_DISABLE	V <sub>IH</sub>	2.0		VccT + 0.3	V	Note 3
	VIL	-0.3		0.8	V	

Notes:

1. Supply current includes both VccT and VccR connections.

2. Measured with a 4.7 k  $\Omega$  load to VccHost. 3. TX\_DISABLE has an internal 4.7 k $\Omega$  to 10 k $\Omega$  pull-up to VccT

#### **Table 6. High Speed Signal Electrical Characteristics**

The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
Tx Input Differential Voltage,  (TD +) - (TD-)	VI	180		700	mV	Note 1
Tx Input AC Common Mode Voltage Tolerance				15	mV(RMS)	
Tx Input Differential S-parameter	SDD11			-12	dB	0.01-1.0 GHz
(100 Ω Ref.)				Note 3	dB	1.0-11.1 GHz
Tx Input Reflected Differential to Common Mode Conversion (25 $\Omega$ Ref.)	SCD11			-10	dB	0.01-11.1 GHz
Difference Waveform Distortion Penalty	dWDP			1.5	dB	
Relative Noise	RN			Note 6		
Rx Output Differential Voltage, Voltage Modulation Amplitute	VMA	180		600	mV	Note 2
Rx Output Termination Mismatch @ 1MHz	$\Delta Z_m$			5	%	
Rx Output AC Common Mode Voltage				7.5	mV(RMS)	Note 5
Rx Output Differential S-parameter	SDD22			-12	dB	0.01-1.0 GHz
(100 Ω Ref.)				Note 4	dB	1.0-11.1 GHz
Rx Output Common Mode Reflection	SCC22			-6	dB	0.01-2.5 GHz
Coefficient (25 Ω Ref.)				-3	dB	2.5-11.1 GHz

#### Notes:

1. Internally AC coupled and terminated (100 Ohm differential).

2. Internally AC coupled but requires an external load termination (100 Ohm differential).

3. Reflection Coefficient given by equation SDD11(dB)=Max(-12 + 2\*SQRT(f) -6.3+13Log10(f/5.5)), with f in GHz.

4. Differential Output S-parameter given by equation SDD22(dB)= Max(-12 + 2\*SQRT(f) -6.3+13Log10(f/5.5)), with f in GHz.

5. The RMS value is measured by calculating the standard deviation of the histogram for one UI of the common mode signal.

6. The following values for max RN are taken from Revision 3.0 of SFF8431 are subject to change; (the values of m and b are defined with reference to Figure 4).

pre-cursor LRM: m = -0.013; b = 0.0475; RNmax = 0.056 split-sym LRM: m = -0.017; b = 0.0475; RNmax = 0.056

post-cursor LRM: m = -0.014; b = 0.0475; RNmax = 0.056.




Figure 4. RN and dWDP compliance regions for LRM [proposed]

#### Table 7. Two-Wire Interface Electrical Characteristics

Parameter	Symbol	Min.	Max.	Unit	Conditions
Host Vcc Range	VccHTWI	3.135	3.465	V	
SCL and SDA	V <sub>OL</sub>	0.0	0.40	V	Rp <sup>[1]</sup> pulled to VccHTWI,
	V <sub>OH</sub>	VccHTWI - 0.5	VccHTWI + 0.3	V	measured at host side of connector
SCL and SDA	V <sub>IL</sub>	-0.3	VccT*0.3	V	
	VIH	VccT*0.7	VccT + 0.5	V	
Input Current on the SCL and SDA Contacts	l	-10	10	μΑ	
Capacitance on SCL and SDA Contacts	C <sub>i</sub> <sup>[2]</sup>		14	pF	
Total bus capacitance for SCL and for SDA	C <sub>b</sub> [3]		100	pF	At 400 kHz, 3.0 kΩ Rp, max At 100 kHz, 8.0 kΩ Rp, max
			290	pF	At 400 kHz, 1.1 kΩRp, max At 100 kHz, 2.75 kΩ Rp, ma

Notes:

1. Rp is the pull up resistor. Active bus termination may be used by the host in place of a pullup resistor. Pull ups can be connected to various power supplies, however the host board design shall ensure that no module contact has voltage exceeding VccT or VccR by 0.5 V nor requires the module to sink more than 3.0 mA current.

2.  $C_i$  is the capacitance looking into the module SCL and SDA contacts 3.  $C_b$  is the total bus capacitance on the SCL or SDA bus.

#### **Optical Specifications**

Parameter	Minimum	Typical	Maximum	Units	Notes
Transmitter					
Signaling Speed - nominal		10.3125		GBd	
Signaling Speed variation from nominal	-100		+100	ppm	
Center Wavelength	1260		1355	nm	
RMS Spectral Width at 1260 nm			2.4	nm	1
RMS Spectral Width between 1260 nm and 1300 nm					1, See Figure 5a
RMS Spectral Width between 1300 nm and 1355 nm			4	nm	1
Launch Power (OMA)	-4.5		1.5	dBm	2, See Figure 5b
Average Launch Power	-6.5		0.5	dBm	2, See Figure 5b
Average Launch Power of OFF transmitter			-30	dBm	
Extinction Ratio	3.5			dB	
Peak Launch Power			3	dBm	2, 3
RIN <sub>20</sub> OMA			-128	dB/Hz	
Eye Mask parameters {X1, X2, X3, Y1, Y2, Y3}	{0.25, 0.40,	, 0.45, 0.25, 0	0.28, 0.80}		See Figure 5c
Transmitter Waveform and Dispersion Penalty (TWDP)			4.7	dB	
Uncorrelated Jitter (rms)			0.033	UI	
Encircled Flux within 5µm radius	30			%	4
Encircled Flux within 11µm radius	81			%	4
Optical Return Loss Tolerance	20			dB	
Receiver					
Signaling Speed - nominal		10.3125		GBd	
Signaling Speed variation from nominal	-100		+100	ppm	
Center Wavelength	1260		1355	nm	
Stressed Sensitivity (OMA), pre- and post- cursor			-6.5	dBm	5,6
Stressed Sensitivity (OMA), symmetric stressor			-6	dBm	5,6
Overload (OMA)	1.5			dBm	
Receiver Reflectance			-12	dB	
RX_LOS De-Assert (Average Power)			-10.5	dBm	7
RX_LOS Assert (Average Power)	-30			dBm	Average input power level
Signal Detect Hysteresis	0.5			dB	

Notes:

1. RMS spectral width is the standard deviations of the spectrum.

2. The OMA, average launch power and peak launch power specifications apply at TP2. This is after each type of patch cord. For information: Patch cord losses, between MDI and TP2, differ. The range of losses must be accounted for to ensure compliance to TP2.

3. Peak optical power can be determined as the maximum value from the waveform capture from the TWDP test, or equivalent method.

4. This encircled flux specification, measured per IEC 61280-1-4, defines the near field light distribution at TP2 when the MDI is coupled directly into the appropriate patch cord.

5. Stressors and test configurations are defined in IEEE 802.3aq  $^{TM}/D4.0$ 

6. These values are indicative of a channel comprising a module, host board design, and PHY hardware that are individually compliant to the appropriate requirements in IEEE 802.3aq<sup>TM</sup>/D4.0. In particular, these parameters cannot be measured or used to characterize this transceiver in isolation. The receive side module performance is specified as compliant with the Linear Module Compliance Tests defined in SFF-8431, Revision 3.2, Section D14.

7. With  $ER \le 10dB$ .





Figure 5a. 10GBASE-LRM Transmitter spectral limits



Note: where X1, X2, X3, Y1, Y2, Y3 = 0.25, 0.40, 0.45, 0.25, 0.28, 0.80 respectively






Figure 5b. Graphical representation of approximate region of transmitter compliance (shown shaded) (informative)

#### Table 10. Control Functions: Low Speed Signals Timing Characteristics

The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.

Parameter	Symbol	Minimum	Maximum	Unit	Notes
TX_DISABLE Assert Time	t_off		100	μs	Note 1 , Fig. 6
TX_DISABLE Negate Time	t_on		2	ms	Note 2 , Fig. 6
Time to initialize, including reset of TX_FAULT	t_init		300	ms	Note 3 , Fig. 6
TX_FAULT Assert Time	t_fault		1000	μs	Note 4 , Fig. 6
TX_DISABLE to Reset	t_reset	10		μs	Note 5 , Fig. 6
RX_LOS Assert Time	t_los_on		100	μs	Note 6 , Fig. 6
RX_LOS Deassert Time	t_los_off		100	μs	Note 7 , Fig. 6

Notes:

1. Time from rising edge of TX\_DISABLE to when the optical output falls below 10% of nominal. A 10 ms interval between assertions of TX\_DISABLE is required.

2. Time from falling edge of TX\_DISABLE to when the modulated optical output rises above 90% of nominal.

3. Time from power on or falling edge of TX\_DISABLE to when the modulated optical output rises above 90% of nominal and the Two-Wire interface is available.

4. From power on or negation of TX\_FAULT using TX\_DISABLE.

5. Time TX\_DISABLE must be held high to reset the laser fault shutdown circuitry.

6. Time from loss of optical signal to Rx\_LOS Assertion.

7. Time from valid optical signal to Rx\_LOS De-Assertion.

#### Table 11. Control Functions: Two-Wire Interface Timing Characteristics

The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.

Parameter	Symbol	Minimum	Maximum	Unit	Notes
TX_DISABLE Assert Time	t_off_twi		100	ms	Note 1
TX_DISABLE Negate Time	t_on_twi		100	ms	Note 2
TX_FAULT Assert Time	t_fault_twi		100	ms	Note 3
Rx_LOS Assert Time	t_loss_on_twi		100	ms	Note 4
Rx_LOS Deassert Time	t_loss_off_twi		100	ms	Note 5
Analog parameter data ready	t_data		1000	ms	Note 6
Two-Wire Interface Ready	t_serial		300	ms	Note 7
Complete Single or Sequential Write up to 4 Byte	t_write		40	ms	Note 8
Complete Sequential Write of 5-8 Byte	t_write		80	ms	Note 8
Two-Wire Interface Clock Rate	f_serial_clock		400	kHz	Note 8
Time bus free before new	t_BUF	20		μs	Note 9

transmission can start

1. Time from two-wire interface assertion of TX\_DISABLE (A2h, byte 110, bit 6) to when the optical output falls below 10% of nominal. Measured from falling clock edge after stop bit of write transaction.

2. Time from two-wire interface de-assertion of TX\_DISABLE (A2h, byte 110, bit 6) to when the modulated optical output rises above 90% of nominal.

3. Time from fault to two-wire interface TX\_FAULT (A2h, byte 110, bit 2) asserted.

4. Time for two-wire interface assertion of Rx\_LOS (A2h, byte 110, bit 1) from loss of optical signal.

5. Time for two-wire interface de-assertion of Rx\_LOS (A2h, byte 110, bit 1) from presence of valid optical signal.

6. From power on to data ready bit asserted (A2h, byte 110, bit 0). Data ready indicates analog monitoring circuitry is functional.

7. Time from power on until module is ready for data transmission over the two-wire interface (reads or writes over A0h and A2h).


8. Operation of the Two Wire Serial Interface at rates beyond 100kHz requires the use of clock stretching techniques.


9. Between STOP and START. See SFF 8431 Section 4.3

#### Table 11. Transceiver Digital Diagnostic Monitor (Real Time Sense) Characteristics

Parameter	Symbol	Min.	Units	Notes
Transceiver Internal Temperature	T <sub>INT</sub>	±3.0	°C	Temperature is measured internal to the transceiver. Valid from = $-10^{\circ}$ C to $85^{\circ}$ C case temperature.
Transceiver Internal Supply Voltage	V <sub>INT</sub>	±0.1	V	Supply voltage is measured internal to the transceiver and can, with less accuracy, be correlated to voltage at the VccT contact. Valid over $3.3 V \pm 10\%$ .
Transmitter Laser DC Bias Current	I <sub>INT</sub>	±10	%	$I_{\text{INT}}$ accuracy is better than $\pm 10\%$ of the nominal value.
Transmitted Average Optical Output Power	P <sub>T</sub>	±3.0	dB	Average Power coupled into 62.5/125 $\mu m$ single-mode fiber. Valid from225 $\mu W$ to 1250 $\mu W.$
Received Average Optical Input Power	P <sub>R</sub>	±3.0	dB	Average Power coupled from 9/125 μm single-mode fiber. Valid from 25 μW to 1250 μW.

The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.





t\_off

t\_reset

OCCURANCE

OF LOSS

t\_on

t init\*

t\_loss\_off

TX\_FAULT

TX\_DISABLE

TRANSMITTED SIGNAL

t-off & t-on: TX DISABLE ASSERTED THEN NEGATED

OCCURANCE OF FAULT

TRANSMITTED SIGNAL

\* SFP SHALL CLEAR TX\_FAULT IN

< t\_init IF THE FAILURE IS TRANSIENT

TX FAULT

TX\_DISABLE


**OPTICAL SIGNAL** 

LOS


t\_loss\_on

t-reset: TX DISABLE ASSERTED THEN NEGATED, TX SIGNAL RECOVERED


t-init: TX DISABLE NEGATED



t-init: TX DISABLE NEGATED, MODULE HOT PLUGGED



t-fault: TX FAULT OCCURED





t-los-on & t-los-off

Figure 6. Transceiver timing diagrams (module installed and power applied except where noted)



Byte # Decimal	Data Hex	Notes	Byte # Decimal	Data Hex	Notes
0	03	SFP physical device	37	00	Hex Byte of Vendor OUI <sup>[1]</sup>
1	04	SFP function defined by serial ID only	38	17	Hex Byte of Vendor OUI <sup>[1]</sup>
2	07	LC optical connector	39	6A	Hex Byte of Vendor OUI <sup>[1]</sup>
3	40	10G Base-LRM	40	41	"A" - Vendor Part Number ASCII character
4	00		41	46	"F" - Vendor Part Number ASCII character
5	00		42	42	"B" - Vendor Part Number ASCII character
6	00		43	52	"R" - Vendor Part Number ASCII character
7	00		44	2D	"-" - Vendor Part Number ASCII character
8	00		45	37	"7" - Vendor Part Number ASCII character
9	00		46	30	"0" - Vendor Part Number ASCII character
10	00		47	37	"7" - Vendor Part Number ASCII character
11	06	64B/66B	48	53	"S" - Vendor Part Number ASCII character
12	67	10312.5 Mbit/sec nominal bit rate (10.3125 Gbit/s)	49	44	"D" - Vendor Part Number ASCII character
13	00	Unspecified	50	5A	"Z" - Vendor Part Number ASCII character
14	00		51	20	" " - Vendor Part Number ASCII character
15	00		52	20	" " - Vendor Part Number ASCII character
16	16	220 m of OM2 50/125 μm fiber	53	20	" "- Vendor Part Number ASCII character
17	16	220 m of OM1 62.5/125 μm fiber	54	20	" "- Vendor Part Number ASCII character
18	00		55	20	" "- Vendor Part Number ASCII character
19	16	220 m of OM3 50/125 μm fiber	56		" "- Vendor Part Number ASCII character
20	41	"A" - Vendor Name ASCII character	57		" " - Vendor Part Number ASCII character
21	56	"V" - Vendor Name ASCII character	58		" "- Vendor Part Number ASCII character
22	41	"A" - Vendor Name ASCII character	59		" " - Vendor Part Number ASCII character
23	47	"G" - Vendor Name ASCII character	60	05	Hex Byte of Laser Wavelength <sup>[2]</sup>
24	4F	"0" - Vendor Name ASCII character	61	1E	Hex Byte of Laser Wavelength <sup>[2]</sup>
25	20	" " - Vendor Name ASCII character	62	00	
26	20	" " - Vendor Name ASCII character	63		Checksum for Bytes 0-62 <sup>[3]</sup>
27	20	" " - Vendor Name ASCII character	64	01	Receiver linear output. 1 Watt power class.
28	20	" - Vendor Name ASCII character	65	1A	Hardware SFP TX_DISABLE, TX_FAULT, & RX_LOS
29	20	" "- Vendor Name ASCII character	66	00	
30	20	" "- Vendor Name ASCII character	67	00	
31	20	" "- Vendor Name ASCII character	68-83		Vendor Serial Number ASCII characters <sup>[4]</sup>
32	20	" " - Vendor Name ASCII character	84-91		Vendor Date Code ASCII characters <sup>[5]</sup>
33	20	" " - Vendor Name ASCII character	92	68	Digital Diagnostics, Internal Cal, Rx Pwr Avg
34	20	" - Vendor Name ASCII character	93	F0	A/W, Soft SFP TX_DISABLE, TX_FAULT, & RX_LOS
35	20	" "- Vendor Name ASCII character	94	03	SFF-8472 Compliance to revision 10.2
36	00		95		Checksum for Bytes 64-94 <sup>[3]</sup>
			96 - 255	00	

#### Table 13. EEPROM Serial ID Memory Contents – Conventional SFP Memory (Address A0h)

#### Notes:

1. The IEEE Organizationally Unique Identifier (OUI) assigned to Avago Technologies is 00-17-6A (3 bytes of hex).

2. Laser wavelength is represented in 16 unsigned bits.

3. Addresses 63 and 95 are checksums calculated (per SFF-8472) and stored prior to product shipment.

4. Addresses 68-83 specify the AFBR-707SDZ ASCII serial number and will vary on a per unit basis.

5. Addresses 84-91 specify the AFBR-707SDZ ASCII date code and will vary on a per date code basis.

	Byte #		Byte #	
Notes	Decimal	Notes	Decimal	Notes
Temp H Alarm MSB <sup>[1]</sup>	26	Tx Pwr L Alarm MSB <sup>[4]</sup>	104	Real Time Rx Pwr MSB <sup>[5]</sup>
Temp H Alarm LSB <sup>[1]</sup>	27	Tx Pwr L Alarm LSB <sup>[4]</sup>	105	Real Time Rx Pwr LSB <sup>[5]</sup>
Temp L Alarm MSB <sup>[1]</sup>	28	Tx Pwr H Warning MSB <sup>[4]</sup>	106	Reserved
Temp L Alarm LSB <sup>[1]</sup>	29	Tx Pwr H Warning LSB <sup>[4]</sup>	107	Reserved
Temp H Warning MSB <sup>[1]</sup>	30	Tx Pwr L Warning MSB <sup>[4]</sup>	108	Reserved
Temp H Warning LSB <sup>[1]</sup>	31	Tx Pwr L Warning LSB <sup>[4]</sup>	109	Reserved
Temp L Warning MSB <sup>[1]</sup>	32	Rx Pwr H Alarm MSB <sup>[5]</sup>	110	Status/Control - See Table 15
Temp L Warning LSB <sup>[1]</sup>	33	Rx Pwr H Alarm LSB <sup>[5]</sup>	111 Reserved	
Vcc H Alarm MSB <sup>[2]</sup>	34	Rx Pwr L Alarm MSB <sup>[5]</sup>	112 Flag Bits - See Table 16	
Vcc H Alarm LSB <sup>[2]</sup>	35	Rx Pwr L Alarm LSB <sup>[5]</sup>	113	Flag Bits - See Table 16
Vcc L Alarm MSB <sup>[2]</sup>	36	Rx Pwr H Warning MSB <sup>[5]</sup>	114	Reserved
Vcc L Alarm LSB <sup>[2]</sup>	37	Rx Pwr H Warning LSB <sup>[5]</sup>	115	Reserved
Vcc H Warning MSB <sup>[2]</sup>	38	Rx Pwr L Warning MSB <sup>[5]</sup>	116	Flag Bits - See Table 16
Vcc H Warning LSB <sup>[2]</sup>	39	Rx Pwr L Warning LSB <sup>[5]</sup>	117	Flag Bits - See Table 16
Vcc L Warning MSB <sup>[2]</sup>	40-55	Reserved	118-127	Reserved
Vcc L Warning LSB <sup>[2]</sup>	56-94	External Calibration Constants <sup>[6]</sup>	128-247	Customer Writeable
Tx Bias H Alarm MSB <sup>[3]</sup>	95	Checksum for Bytes 0-94 <sup>[7]</sup>	248-255	Vendor Specific
Tx Bias H Alarm LSB <sup>[3]</sup>	96	Real Time Temperature MSB <sup>[1]</sup>		
Tx Bias L Alarm MSB <sup>[3]</sup>	97	Real Time Temperature LSB <sup>[1]</sup>		
Tx Bias L Alarm LSB <sup>[3]</sup>	98	Real Time Vcc MSB <sup>[2]</sup>		
Tx Bias H Warning MSB <sup>[3]</sup>	99	Real Time Vcc LS <sup>[2]</sup>		
Tx Bias H Warning LSB <sup>[3]</sup>	100	Real Time Tx Bias MSB <sup>[3]</sup>		
Tx Bias L Warning MSB <sup>[3]</sup>	101	Real Time Tx Bias LSB <sup>[3]</sup>		
Tx Bias L Warning LSB <sup>[3]</sup>	102	Real Time Tx Power MSB <sup>[4]</sup>		
Tx Pwr H Alarm MSB <sup>[4]</sup>	103	Real Time Tx Power LSB <sup>[4]</sup>		
Tx Pwr H Alarm LSB <sup>[4]</sup>				
	Temp H Alarm MSB <sup>[1]</sup> Temp H Alarm LSB <sup>[1]</sup> Temp L Alarm LSB <sup>[1]</sup> Temp L Alarm LSB <sup>[1]</sup> Temp H Warning MSB <sup>[1]</sup> Temp H Warning LSB <sup>[1]</sup> Temp L Warning LSB <sup>[1]</sup> Temp L Warning LSB <sup>[1]</sup> Vcc H Alarm MSB <sup>[2]</sup> Vcc L Alarm MSB <sup>[2]</sup> Vcc L Alarm LSB <sup>[2]</sup> Vcc L Alarm LSB <sup>[2]</sup> Vcc L Warning MSB <sup>[2]</sup> Vcc L Warning LSB <sup>[2]</sup> Vcc L Warning LSB <sup>[2]</sup> Tx Bias H Alarm MSB <sup>[3]</sup> Tx Bias H Alarm MSB <sup>[3]</sup> Tx Bias L Alarm MSB <sup>[3]</sup> Tx Bias L Alarm MSB <sup>[3]</sup> Tx Bias H Warning MSB <sup>[3]</sup> Tx Bias L Warning MSB <sup>[3]</sup>	Notes     Decimal       Temp H Alarm MSB <sup>[1]</sup> 26       Temp H Alarm LSB <sup>[1]</sup> 27       Temp L Alarm MSB <sup>[1]</sup> 28       Temp L Alarm LSB <sup>[1]</sup> 29       Temp H Warning MSB <sup>[1]</sup> 30       Temp H Warning LSB <sup>[1]</sup> 31       Temp L Warning MSB <sup>[1]</sup> 32       Temp L Warning LSB <sup>[1]</sup> 33       Vcc H Alarm MSB <sup>[2]</sup> 34       Vcc H Alarm MSB <sup>[2]</sup> 36       Vcc L Alarm MSB <sup>[2]</sup> 36       Vcc L Alarm MSB <sup>[2]</sup> 36       Vcc H Warning MSB <sup>[2]</sup> 37       Vcc H Warning MSB <sup>[2]</sup> 38       Vcc H Warning MSB <sup>[2]</sup> 39       Vcc H Warning MSB <sup>[2]</sup> 39       Vcc L Warning LSB <sup>[2]</sup> 39       Vcc L Warning LSB <sup>[2]</sup> 36       Vcc L Warning MSB <sup>[3]</sup> 95       Tx Bias H Alarm MSB <sup>[3]</sup> 95       Tx Bias H Alarm MSB <sup>[3]</sup> 96       Tx Bias L Alarm MSB <sup>[3]</sup> 97       Tx Bias L Alarm MSB <sup>[3]</sup> 98       Tx Bias L Alarm MSB <sup>[3]</sup> 90       Tx Bias H Warning MSB <sup>[3]</sup> 100 <	NotesDecimalNotesTemp H Alarm MSB <sup>[1]</sup> 26Tx Pwr L Alarm MSB <sup>[4]</sup> Temp H Alarm LSB <sup>[1]</sup> 27Tx Pwr L Alarm LSB <sup>[4]</sup> Temp L Alarm MSB <sup>[1]</sup> 28Tx Pwr H Warning MSB <sup>[4]</sup> Temp L Alarm LSB <sup>[1]</sup> 29Tx Pwr H Warning LSB <sup>[4]</sup> Temp H Warning MSB <sup>[1]</sup> 30Tx Pwr L Warning MSB <sup>[4]</sup> Temp H Warning LSB <sup>[1]</sup> 31Tx Pwr L Warning LSB <sup>[4]</sup> Temp H Warning LSB <sup>[1]</sup> 31Tx Pwr L Warning LSB <sup>[4]</sup> Temp L Warning MSB <sup>[1]</sup> 32Rx Pwr H Alarm MSB <sup>[5]</sup> Vcc H Alarm MSB <sup>[2]</sup> 34Rx Pwr L Alarm MSB <sup>[5]</sup> Vcc H Alarm MSB <sup>[2]</sup> 36Rx Pwr L Alarm LSB <sup>[5]</sup> Vcc L Alarm MSB <sup>[2]</sup> 36Rx Pwr H Warning MSB <sup>[5]</sup> Vcc L Alarm MSB <sup>[2]</sup> 37Rx Pwr L Warning LSB <sup>[5]</sup> Vcc L Marning MSB <sup>[2]</sup> 38Rx Pwr L Warning MSB <sup>[5]</sup> Vcc L Warning LSB <sup>[2]</sup> 39Rx Pwr L Warning LSB <sup>[5]</sup> Vcc L Warning LSB <sup>[2]</sup> 56-94External Calibration Constants <sup>[6]</sup> Tx Bias H Alarm MSB <sup>[3]</sup> 95Checksum for Bytes 0-94 <sup>[7]</sup> Tx Bias H Alarm MSB <sup>[3]</sup> 96Real Time Temperature MSB <sup>[1]</sup> Tx Bias L Alarm MSB <sup>[3]</sup> 97Real Time Temperature LSB <sup>[1]</sup> Tx Bias H Warning LSB <sup>[3]</sup> 100Real Time Tx Bias MSB <sup>[3]</sup> Tx Bias L Warning LSB <sup>[3]</sup> 101Real Time Tx Bias LSB <sup>[3]</sup> Tx Bias L Warning LSB <sup>[3]</sup> 102Real Time Tx Power MSB <sup>[4]</sup> Tx Bias L Warning LSB <sup>[3]</sup> 102Real Time Tx Power LSB <sup>[4]</sup> Tx Bias L Warning LSB <sup>[3]</sup> 102Real Time Tx Power L	NotesDecimalNotesDecimalTemp H Alarm MSB <sup>[1]</sup> 26Tx Pwr L Alarm MSB <sup>[4]</sup> 104Temp H Alarm LSB <sup>[1]</sup> 27Tx Pwr L Alarm LSB <sup>[4]</sup> 105Temp L Alarm MSB <sup>[1]</sup> 28Tx Pwr H Warning MSB <sup>[4]</sup> 106Temp L Alarm LSB <sup>[1]</sup> 29Tx Pwr H Warning LSB <sup>[4]</sup> 107Temp H Warning MSB <sup>[1]</sup> 30Tx Pwr L Warning MSB <sup>[4]</sup> 108Temp H Warning MSB <sup>[1]</sup> 31Tx Pwr L Warning LSB <sup>[4]</sup> 109Temp H Warning MSB <sup>[1]</sup> 31Tx Pwr L Warning LSB <sup>[4]</sup> 109Temp L Warning MSB <sup>[1]</sup> 32Rx Pwr H Alarm MSB <sup>[5]</sup> 110Temp L Warning LSB <sup>[1]</sup> 33Rx Pwr H Alarm MSB <sup>[5]</sup> 111Vcc H Alarm MSB <sup>[2]</sup> 34Rx Pwr L Alarm MSB <sup>[5]</sup> 112Vcc H Alarm MSB <sup>[2]</sup> 36Rx Pwr H Warning MSB <sup>[5]</sup> 114Vcc L Alarm MSB <sup>[2]</sup> 36Rx Pwr H Warning MSB <sup>[5]</sup> 116Vcc H Warning MSB <sup>[2]</sup> 37Rx Pwr L Warning LSB <sup>[5]</sup> 117Vcc L Alarm MSB <sup>[2]</sup> 38Rx Pwr L Warning LSB <sup>[5]</sup> 117Vcc L Warning MSB <sup>[2]</sup> 39Rx Pwr L Warning LSB <sup>[5]</sup> 117Vcc L Warning MSB <sup>[2]</sup> 56-94External Calibration Constants <sup>[6]</sup> 128-247Tx Bias H Alarm MSB <sup>[3]</sup> 95Checksum for Bytes 0-94 <sup>[7]</sup> 248-255Tx Bias H Alarm MSB <sup>[3]</sup> 96Real Time Temperature MSB <sup>[1]</sup> TTx Bias L Alarm MSB <sup>[3]</sup> 97Real Time Temperature LSB <sup>[1]</sup> TTx Bias L Alarm MSB <sup>[3]</sup> 98Real Time Temperature LSB <sup>[3]</sup> T<

#### Table 14. EEPROM Serial ID Memory Contents - Enhanced Feature Set Memory (Address A2h)

Notes:

1. Temperature (Temp) is decoded as a 16 bit signed twos compliment integer in increments of 1/256°C.

2. Supply Voltage (Vcc) is decoded as a 16 bit unsigned integer in increments of 100  $\mu$ V.

3. Laser bias current (Tx Bias) is decoded as a 16 bit unsigned integer in increments of 2  $\mu$ A.

4. Transmitted average optical power (Tx Pwr) is decoded as a 16 bit unsigned integer in increments of 0.1 µW.

5. Received average optical power (Rx Pwr) is decoded as a 16 bit unsigned integer in increments of 0.1 µW.

6. Bytes 56-94 are not intended for use with AFBR-707SDZ, but have been set to default values per SFF-8472.

7. Byte 95 is a checksum calculated (per SFF-8472) and stored prior to product shipment.

Table 15. EEPROM Serial ID Memory Contents – Soft Commands (Address A2h, Byte 110)
--

	Status/	tus/				
Bit #	Control Name	Description	Notes			
7	TX_DISABLE State	Digital state of SFP TX_DISABLE Input (1 = TX_DISABLE asserted)	Note 1			
6	Soft TX_DISABLE	Read/write bit for changing digital state of TX_DISABLE function	Note 1, 2			
5	Reserved					
4	Reserved					
3	Reserved					
2	TX_FAULT State	Digital state of the SFP TX_FAULT Output (1 = TX_FAULT asserted)	Note 1			
1	RX_LOS State	Digital state of the SFP RX_LOS Output (1 = RX_LOS asserted)	Note 1			
0	Data Ready (Bar)	Indicates transceiver is powered and real time sense data is ready. $(0 = Ready)$				

Notes:


-

1. The response time for soft commands of the AFBR-707SDZ is 100 msec as specified by SFF-8472.


2. Bit 6 is logic OR'd with the SFP TX\_DISABLE input on contact 3; either asserted will disable the SFP+ transmitter.


Byte	Bit	Flag Bit Name Description	
112	7	Temp High Alarm	Set when transceiver internal temperature exceeds high alarm threshold
	6	Temp Low Alarm	Set when transceiver internal temperature exceeds low alarm threshold
	5	Vcc High Alarm	Set when transceiver internal supply voltage exceeds high alarm threshold
	4	Vcc Low Alarm	Set when transceiver internal supply voltage exceeds low alarm threshold
	3	Tx Bias High Alarm	Set when transceiver laser bias current exceeds high alarm threshold
	2	Tx Bias Low Alarm	Set when transceiver laser bias current exceeds low alarm threshold
	1	Tx Power High Alarm	Set when transmitted average optical power exceeds high alarm threshold
	0	Tx Power Low Alarm	Set when transmitted average optical power exceeds low alarm threshold
113	7	Rx Power High Alarm	Set when received average optical power exceeds high alarm threshold
	6	Rx Power Low Alarm	Set when received average optical power exceeds low alarm threshold
	0-5	Reserved	
116	7	Temp High Warning	Set when transceiver internal temperature exceeds high warning threshold
	6	Temp Low Warning	Set when transceiver internal temperature exceeds low warning threshold
	5	Vcc High Warning	Set when transceiver internal supply voltage exceeds high warning threshold
	4	Vcc Low Warning	Set when transceiver internal supply voltage exceeds low warning threshold
	3	Tx Bias High Warning	Set when transceiver laser bias current exceeds high warning threshold
	2	Tx Bias Low Warning	Set when transceiver laser bias current exceeds low warning threshold
	1	Tx Power High Warning	Set when transmitted average optical power exceeds high warning threshold
	0	Tx Power Low Warning	Set when transmitted average optical power exceeds low warning threshold
117	7	Rx Power High Warning	Set when received average optical power exceeds high warning threshold
	6	Rx Power Low Warning	Set when received average optical power exceeds low warning threshold
	0-5	Reserved	

Table 16. EEPROM Serial ID Memory Contents – Alarms and Warnings (Address A2h, Bytes 112, 113, 116, 117)



LATCH COLOR **BLACK: 10GBASELRM** 







14.9UNCOMPRESSED

Figure 7. Module drawing

Label format



Figure 8. Module label

For product information and a complete list of distributors, please go to our website: **www.avagotech.com** 

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2011 Avago Technologies. All rights reserved. AV02-1264EN - January 18, 2011

