## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## AsahiKASEI

ASAHI KASEI MICRODEVICES

### 3.5GHz Low Noise Integer-N Frequency Synthesizer

## 1. Overview

The AK1545 is an Integer-N PLL (Phase Locked Loop) frequency synthesizer, covering a wide range of frequency from 500 MHz to 3.5 GHz . Consisting of a highly accurate charge pump, a reference divider, a programmable divider and a dual-modulus prescaler ( $\mathrm{P} / \mathrm{P}+1$ ), this product provides high performance, very low Phase Noise. An ideal PLL can be achieved by combining the AK1545 with the external loop filter and VCO (Voltage Controlled Oscillator). Access to the registers is controlled via a 3-wire serial interface. The operating supply voltage is from 2.7 V to 5.5 V , and the charge pump circuit and the serial interface can be driven by individual supply voltage.

## 2. Features

$\square$ Operating frequency :
$\square$ Programmable charge pump current

- Fast lock mode :
$\square$ Supply Voltage :
$\square$ Separate Charge Pump Power Supply :
- Excellent Phase Noise :
- On-chip lock detection feature of PLL :
$\square$ Package :
$\square$ Operating temperature :

500 MHz to 3.5 GHz
$250 \mu \mathrm{~A}$ and 1 mA
The charge pump current is switched by this function.
2.7 to 5.5 V (AVDD, DVDD pins)

AVDD to 5.6V (CPVDD pin)
$-217 \mathrm{dBc} / \mathrm{Hz}$
Selectable Phase Frequency Detector (PFD) Output or Digital filtered lock detect

16pin TSSOP
$40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## AKM

- Table of Contents -

1. Overview1
2. Features ..... 1
3. Block Diagram ..... 3
4. Pin Functional Description and Assignments ..... 4
5. Absolute Maximum Ratings ..... 6
6. Recommended Operating Range ..... 6
7. Electrical Characteristics ..... 7
8. Block Functional Descriptions ..... 11
9. Register Map ..... 19
10. Function Description - Registers ..... 21
11. IC Interface Schematic ..... 29
12. Recommended Connection Schematic of Off-Chip Component ..... 31
13. Power-Up Timing Chart (Recommended Flow) ..... 33
14. Frequency Setting Timing Chart (Recommended Flow) ..... 34
15. Typical Evaluation Board Schematic ..... 35
16. Typical Performance Characteristics ..... 36
17. Outer Dimensions ..... 37
18. Marking ..... 38

In this specification, the following notations are used for specific signal and register names.
[Name] : Pin name
<Name> : Register group name (Address name)
\{Name\} : Register bit name

## AKM

## 3. Block Diagram



Fig. 1 Block Diagram

## 4. Pin Functional Description and Assignments

Table 1 Pin Functions

| No. | Name | I/O | Pin Functions | Power Down <br> (Note 1) | Remarks |
| :---: | :---: | :---: | :--- | :---: | :--- |
| 1 | SW | DO | Fast lock switch output |  |  |
| 2 | CP | AO | Charge pump output | "Hi-Z" |  |
| 3 | VSS | G | Ground |  |  |
| 4 | TEST1 | DI | TEST input 1. This pin must be connected to <br> ground. |  | Schmidt trigger input |
| 5 | RFINN | AI | Complementary input to the RF Prescaler |  |  |
| 6 | RFINP | AI | Input to the RF Prescaler |  | Schmidt trigger input |
| 7 | AVDD | P | Power supply for analog blocks |  | Schmidt trigger input |
| 8 | REFIN | AI | Reference signal input |  | Schmidt trigger input |
| 9 | TEST2 | DI | TEST input 2. This pin must be connected to <br> ground. |  |  |
| 10 | PDN | DI | Power down |  | Schmidt trigger input |
| 11 | CLK | DI | Serial clock input |  |  |
| 12 | DATA | DI | Serial data input |  |  |
| 13 | LE | DI | Load enable input |  |  |
| 14 | LD | DO | Lock detect output |  |  |
| 15 | DVDD | P | Power supply for digital blocks |  |  |
| 16 | CPVDD | P | Power supply for charge pump |  |  |

Note 1) "Power Down" means the state of [PDN] ="Low" after power on.

The following table shows the meaning of abbreviations used in the "I/O" column.

| AI: Analog input pin | AO: Analog output pin | AIO: Analog I/O pin | DI: Digital input pin |
| :--- | :--- | :--- | :--- |
| DO: Digital output pin | P: Power supply pin | G: Ground pin |  |
|  |  |  |  |

## AKM

2. Pin Assignments


## 16pin TSSOP

Fig. 2 Pin Assignment

## AKM

## 5. Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :--- |
| Supply Voltage | VDD1 | -0.3 | 6.5 | V | [AVDD], [DVDD] (Note 1) |
|  | VDD2 | -0.3 | 6.5 | V | [CPVDD] (Note 1) |
| Ground Level | VSS | 0 | 0 | V | [VSS] |
| Analog Input Voltage | VAIN | VSS-0.3 | VDD1+0.3 | V | [RFINN], [RFINP], [REFIN] (Notes 1 \& 2) |
| Digital Input Voltage | VDIN | VSS-0.3 | VDD1+0.3 | V | [CLK], [DATA], [LE], [PDN] (Notes 1 \& 2) |
| Input Current | IIN | -10 | 10 | mA |  |
| Storage Temperature | Tstg | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |

Note 1) $0 V$ reference for all voltages.
Note 2) Maximum must not be over 6.5 V .

Exceeding these maximum ratings may result in damage to the AK1545. Normal operation is not guaranteed at these extremes.

## 6. Recommended Operating Range

Table 3 Recommended Operating Range

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Operating Temperature | Ta | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Supply Voltage | VDD1 | 2.7 |  | 5.5 | V | Applied to the [AVDD],[DVDD] pins |
|  | VDD2 | VDD1 |  | 5.6 | V | Applied to the [CPVDD] pin |

Note 1) VDD1 and VDD2 can be driven individually within the Recommended Operating Range.
Note 2) All specifications are applicable within the Recommended Operating Range (operating temperature / supply voltage).

## AKM

## 7. Electrical Characteristics

## 1. Digital DC Characteristics

Table 4 Digital DC Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| High level input voltage | Vih |  | $0.8 \times$ VDD1 |  |  | V | Note 1) |
| Low level input voltage | Vil |  |  |  | $0.2 \times$ VDD1 | V | Note 1) |
| High level input current | lih | Vih $=$ VDD1 $=5.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{~A}$ | Note 1) |
| Low level input current | lil | Vil $=0 \mathrm{~V}, \mathrm{VDD1}=5.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{~A}$ | Note 1) |
| High level output voltage | Voh | loh $=-500 \mu \mathrm{~A}$ | VDD1-0.4 |  |  | V | Note 2) |
| Low level output voltage | Vol | lol $=500 \mu \mathrm{~A}$ |  |  | 0.4 | V | Note 3) |
| High level output voltage2 | Voh | loh $=-500 \mu \mathrm{~A}$ | VDD2-0.4 |  |  | V | Note 4) |

Note 1) Applied to the [ CLK ], [ DATA ], [ LE ] and [ PDN ] pins.
Note 2) Applied to the [ LD ] pins.
Note 3) Applied to the [LD],[SW] pins.
Note 4) Applied to the [ SW] pins.

## AKM

## 2. Serial Interface Timing

<Write-In Timing>


Fig. 3 Serial Interface Timing Chart

Table 5 Serial Interface Timing

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Clock L level hold time | Tcl | 25 |  |  | ns |  |
| Clock H level hold time | Tch | 25 |  |  | ns |  |
| Clock setup time | Tcsu | 10 |  |  | ns |  |
| Data setup time | Tsu | 10 |  |  | ns |  |
| Data hold time | Thd | 10 |  |  | ns |  |
| LE setup time | Tlesu | 10 |  |  | ns |  |
| LE pulse width | Tle | 20 |  |  | ns |  |

## AKM

## 3. Analog Circuit Characteristics

| Parameter | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RF Characteristics |  |  |  |  |  |
| Input Sensitivity | -10 |  | 2 | dBm |  |
| Input Frequency | 500 |  | 3500 | MHz |  |
| REFIN Characteristics |  |  |  |  |  |
| Input Sensitivity | 0.4 |  | VDD1 | Vpp |  |
| Input Frequency | 5 |  | 100 | MHz |  |
| Maximum Allowable Prescaler Output Frequency |  |  | 120 | MHz |  |
| Phase Detector |  |  |  |  |  |
| Phase Detector Frequency |  |  | 55 | MHz |  |
| Charge Pump |  |  |  |  |  |
| Charge Pump High Value |  | 1 |  | mA |  |
| Charge Pump Low Value |  | 250 |  | $\mu \mathrm{A}$ |  |
| Icp TRI-STATE Leak Current |  | 1 |  | nA | $0.6 \leq$ Vcpo $\leq$ VDD2-0.7, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Mismatch between Source and Sink Currents (Note 1) |  | 3 |  | \% | V cpo $=\mathrm{VDD} 2 / 2, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Icp vs. Vcpo (Note 2) |  | 2 |  | \% | $0.5 \leq$ Vcpo $\leq$ VDD $2-0.5, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| Noise Characteristic |  |  |  |  |  |
| Normalized Phase Noise Floor |  | -217 |  | $\mathrm{dBc} / \mathrm{Hz}$ |  |
| Current Consumption |  |  |  |  |  |
| IDD1 |  |  | 10 | $\mu \mathrm{A}$ | [PDN]="0" or $\{\mathrm{PD} 1\}=1$ |
| IDD2 (Note3, Note4) |  | 12 | 18 | mA | [PDN]="1", \{PD1\}=0, IDD for VDD1 |
| IDD3 (Note4) |  | 0.4 | 0.7 | mA | [PDN]="1", \{PD1\}=0, IDD for VDD2 |

Note 1) Mismatch between Source and Sink Currents : [(|lsink|-|lsource|)/\{(|lsink|+||source|)/2\}] $\times 100$ [\%]
Note 2) See "Charge Pump Characteristics - Voltage vs. Current". Vcpo is the output voltage at [CP].
Icp vs. Vcpo : [\{1/2×(||1|-||2|)\}/\{1/2×(||1|+||2|)\}]×100[\%]
Note 3) When $[P D N]=$ " 1 " and $\{P D 1\}=0$, the total power supply current of the AK1545 is "IDD2+IDD3+ Charge pump current".
Note 4) RFIN $=3.5 \mathrm{GHz}, 5 \mathrm{dBm}, \operatorname{REFIN}=100 \mathrm{MHz}, 10 \mathrm{dBm},\{\mathrm{R}\}=100,\{\mathrm{~B}\}=109,\{\mathrm{~A}\}=12$


Fig. 4 Charge Pump Characteristics - Voltage (Vcpo) vs. Current (Icp)

## AKM

## 8. Block Functional Descriptions

## 1. Frequency Setup

The following formula is used to calculate the frequency setting for the AK1545.
Frequency setting (external VCO output frequency) $=\mathrm{F}_{\text {PFD }} \times \mathrm{N}$

Where :
$\mathrm{N} \quad$ : Dividing number $\mathrm{N}=[(\mathrm{P} \times \mathrm{B})+\mathrm{A}]$
$F_{\text {PFD }} \quad$ : Phase detector frequency $\mathrm{F}_{\text {PFD }}=[$ REFIN $]$ pin input frequency $/ \mathrm{R}$ counter dividing number
P : 32
B : B (Programmable) counter value (See <Address1>:\{B[12:0]\})
A : A (Swallow) counter value (See <Address1>:\{A[4:0]\})

## Calculation example

The output frequency of external reference frequency oscillator is 10 MHz , and $\mathrm{F}_{\text {PFD }}$ is 1 MHz and VCO frequency is 3000 MHz .

AK1545 setting :
$R$ (Reference counter) $=10000000 / 1000000=10$ (<Address $0>:\{R[13: 0]\}=" 10 ")$
P=32
B=93 (<Address1>:\{B[12:0]\}="93")
A=24 (<Address $1>:\{A[4: 0]\}=" 24 ")$
Frequency setting $=1 \mathrm{M} \times[(32 \times 93)+24]=3000 \mathrm{MHz}$

## Lower limit for setting consecutive dividing numbers

In the AK1545, it is not possible to set consecutive dividing numbers below the lower limit.
(The lower limit is determined by a dividing number set for the prescaler.)
The following table shows an example where consecutive dividing numbers below the lower limit cannot be set. The consecutive dividing numbers can be set when $B \geq P-1$.

## AKM

## $\mathrm{P}=32$ (Dual modulus prescaler 32/33)

| P | B [12:0] | A[5:0] | $\mathrm{N}[(\mathrm{P} \times \mathrm{B})+\mathrm{A}]$ | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 32 | 30 | 30 | 990 | 991 cannot be set as an N divider. |
| 32 | 31 | 0 | 992 | This is the lower limit. <br> 992 or over can consecutively be set as an N divider. |
| 32 | 31 | 1 | 993 |  |
| - | - | - | - |  |
| 32 | 4097 | 15 | 131119 |  |
| - | - | - | - |  |
| 32 | 8191 | 30 | 262142 |  |
| 32 | 8191 | 31 | 262143 |  |

## AKM

## 2. Charge Pump, Loop Filter and Fast Lock Up Mode

The current setting of charge pump and loop filter can switch with the built-in timer for Fast Lock.


Fig. 5 Loop Filter Schematic

## Fast Lock Mode 1

The output level of [SW] pin is programmed to a low state, and the charge pump current is switched to the high value ( 1 mA ). [SW] is used to switch a resistor in the loop filter and to ensure stability while in the fast lock up mode by altering the loop bandwidth.

When the \{CPGAIN\} bit in the $N$ register is set to " 1 ", the AK1545 enters the fast lock up mode. When the \{CPGAIN\} bit in the N register is set to " 0 ", the AK1545 exits the fast lock up mode.

## Fast Lock Mode 2

The output level of [SW] pin is programmed to a low state, and the charge pump current is switched to the high value ( 1 mA ). [SW] is used to switch a resistor in the loop filter and to ensure stability while in the fast lock up mode by altering the loop bandwidth.

When the \{CPGAIN\} bit in the N register is set to " 1 ", the AK1545 enters the fast lock up mode. The AK1545 exits the fast lock up mode after the expiration of the timer. The timer configuration is set by the value in \{TIMER [3:0]\}. After the timeout, the \{CPGAIN\} bit in the N register is automatically reset to 0 , and the device reverts to normal mode instead of the fast lock up mode.

## AKM



Fig. 6 Fast Lock Up Mode Timing Chart

Table 6 Fast Lock Mode Function

| Function | \{FASTEN\}=\{D7\} | \{FASTMODE\}=\{D9\} | \{CPGAIN \} | [SW]-pin state |
| :---: | :---: | :---: | :---: | :---: |
| Fast Lock Mode disable | 0 | X | 0 | \{D9\} state |
|  |  |  | 1 |  |
| Fast Lock Mode 1 | 1 | 0 | 0 | Hi-Z |
|  |  |  | 1 | VSS |
| Fast Lock Mode 2 | 1 | 1 | (*1) Controlled by the value in \{TIMER [3:0]\}. |  |

(*1) When the timer is counting, $\{C P G A I N\}=" 1 "$ and $[S W]$ pin is low state. After the timeout, its function reverts to normal mode (\{CPGAIN \} ="0" and [SW] pin is Hi-Z state) instead of the fast lock up mode.

## [SW]-pin Functions

SW pin is a General Purpose Output (GPO) pin which can be controlled by FASTEN register.
(1) $\{$ FASTEN $\}=" 0 "$

The value of D9 register comes out from the SW pin.

(2) $\{$ FASTEN $\}=" 1 "$

Works as shown in the "Fast Lock UP Mode Timing Chart" above.

## AKM

## 3. Lock Detect

Lock detect output can be selected by \{LD[2:0]\} in <Address2>. When \{LD $\}$ is set to "101Bin", the phase detector outputs an un-manipulated phase detection(comparison) result. (This is called "analog lock detect".) When \{LD\} is set to "001Bin", the lock detect signal is output according to the on-chip logic. (This is called "digital lock detect".)

The lock detect can be done as following:
The [LD] pin is in unlocked state (which outputs "Low") when a frequency setup (N register or R register settings) is made.

## Case of Lock to Unlock is as following

$R=1$ : The [LD] pin outputs "High" when a phase error smaller than a half cycle of [REFIN] ( $1 / 2 T$ ) is detected for the counter value N times consecutively.
$R>1$ : The [LD] pin outputs "High" when a phase error smaller than a cycle of [REFIN] ( T ) is detected for the counter value N times consecutively.

Case of Unlock to Lock is as following.
$R=1$ : The [LD] pin outputs "Low" when a phase error larger than a half cycle of [REFIN] ( $1 / 2 T$ ) is detected for the counter value N times consecutively.
$R>1$ : The [LD] pin outputs "Low" when a phase error larger than a cycle of [REFIN] ( $T$ ) is detected for the counter value N times consecutively.

The counter value N can be set by $\{\mathrm{LDP}\}$ in <Address 0 >. The N is different between "unlocked to locked" and "locked to unlocked".

Table 7 Lock Detect Precision

| \{LDP\} | unlocked to locked | locked to unlocked |
| :---: | :---: | :---: |
| 0 | $N=15$ | $N=3$ |
| 1 | $N=31$ | $N=7$ |

## AKM

The lock detect signal is shown below:


Case of " $\mathrm{R}=1$ "


Fig. 7 Digital Lock Detect Operations

AKM


Fig. 8 Unlocked $\rightarrow$ Locked


Fig. 9 Locked $\rightarrow$ Unlocked

## AKM

## 4. Reference counter

The reference input can be set with a dividing number in the range of 1 to 16383 using $\{R$ [13:0]\}, which is an 14-bit address of $\{\mathrm{D}[13: 0]\}$ in <Address $0>$. 0 cannot be set as a dividing number.

## 5. Prescaler

The dual modulus prescaler $(P / P+1)$ and the swallow counter are used to provide a large dividing ratio. AK1545 has a Dual modulus prescaler 32/33.

## 6. Power-down and Power-save mode

It is possible to operate in the power-down or power-save mode if necessary by using the external control pin.

## Power On

Follow the power-up sequence.

## Normal Operation

Table 8 Power-down and Power-save mode

| [PDN] | <Address2> |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
|  | \{PD2\} | \{PD1\} |  |  |
| "Low" | X | X | Power Down |  |
| "High" | X | 0 | Normal Operation |  |
| "High" | 0 | 1 | Asynchronous Power Down |  |
| "High" | 1 | 1 | Synchronous Power Down |  |

## AKM

## 9. Register Map

| Name | Data | Address |  |
| :---: | :---: | :---: | :---: |
| R Counter |  | 0 | 0 |
|  | N Counter (A and B) - D0 | 0 | 1 |
|  |  | 1 | 0 |
| Function |  | 1 | 1 |


| Name | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Addr |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R Count | LDP | 0 | 0 | 0 | 0 | $\begin{gathered} \mathrm{R} \\ {[13]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[12]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[11]} \end{gathered}$ | $\begin{gathered} \text { R } \\ {[10]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[9]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[8]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[7]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[6]} \end{gathered}$ | $\begin{gathered} R \\ {[5]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[4]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[3]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ \mathrm{R} 2 \mathrm{c} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[1]} \end{gathered}$ | $\begin{gathered} \mathrm{R} \\ {[0]} \end{gathered}$ | 0x0 |
| N Count | $\begin{array}{\|c} \hline \text { CPGA } \\ \text { IN } \end{array}$ | $\begin{gathered} \mathrm{B} \\ {[12]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[11]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[10]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[9]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[8]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[7]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[6]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[5]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[4]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[3]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { B } \\ {[1]} \end{gathered}$ | $\begin{gathered} \mathrm{B} \\ {[0]} \end{gathered}$ | $\begin{gathered} A \\ {[4]} \end{gathered}$ | $\begin{gathered} \text { A } \\ {[3]} \end{gathered}$ | $\begin{gathered} \text { A } \\ {[2]} \end{gathered}$ | $\begin{gathered} A \\ {[1]} \end{gathered}$ | $\begin{gathered} \text { A } \\ {[0]} \end{gathered}$ | 0x1 |
| Func. | 0 | PD2 | 0 | 0 | 0 | $\underset{[3]}{\text { TIMER }}$ | TIMER [2] | TIMER [1] | $\begin{gathered} \text { TIMER } \\ {[0]} \end{gathered}$ | $\begin{aligned} & \text { FAST } \\ & \text { MODE } \end{aligned}$ | 0 | $\begin{gathered} \text { FAST } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{Hiz} \end{gathered}$ | $\begin{gathered} \text { CP } \\ \text { POLA } \end{gathered}$ | $\begin{aligned} & \text { LD } \\ & {[2]} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[1]} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[0]} \end{aligned}$ | PD1 | $\left\lvert\, \begin{gathered} \text { CNTR } \\ \text { RST } \end{gathered}\right.$ | 0x2 |
| Initial. | 0 | PD2 | 0 | 0 | 0 | $\underset{[3]}{\mathrm{TIMER}}$ | TIMER <br> [2] | TIMER [1] | $\begin{aligned} & \text { TIMER } \\ & {[0]} \end{aligned}$ | $\begin{aligned} & \text { FAST } \\ & \text { MODE } \end{aligned}$ | 0 | $\begin{gathered} \text { FAST } \\ \text { EN } \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{Hiz} \end{gathered}$ | $\begin{gathered} \text { CP } \\ \text { POLA } \end{gathered}$ | $\begin{aligned} & \text { LD } \\ & \text { [2] } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[1]} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & {[0]} \end{aligned}$ | PD1 | CNTR RST | 0x3 |

## AKM

## Notes for writing into registers

After powers on AK1545, [PDN] must be " 0 " or $\{P D 1\}$ must be " 1 ".
After powers on AK1545, the initial registers value are not defined. It is required to write the data in all addresses in order to commit it.

## [Examples of writing into registers]

(Ex. 1) Power-On

- Bring [PDN] to "0 (Low)"
- Apply VDD
- Program Address0, Address1 and Address2
- Bring [PDN] to "1 (High)"
(Ex. 2) Changing frequency settings : Initialization
- Program Address3
- Program Address1
(Ex. 3) Changing frequency settings : Counter reset
- Program Address2. As part of this, load "1" to both \{PD1\} and \{CNTR_RST\}.
- Program Address1
- Program Address2. As part of this, load "0" to both \{PD1\} and \{CNTR_RST\}.
(Ex. 4) Changing frequency settings : PDN pin method
- Bring [PDN] to "0 (Low)"
- Program Address 1
- Bring [PDN] to "1 (High)"


## AKM

## 10. Function Description - Registers

< Address0: R Counter >

| D 18 | $\mathrm{D}[17: 14]$ | $\mathrm{D}[13: 0]$ | Address |
| :---: | :---: | :---: | :---: |
| LDP | 0 | $\mathrm{R}[13: 0]$ | 00 |

$\mathrm{D}[17: 14]$ : These bits are set to the following for normal operation

| D17 | D16 | D15 | D14 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |

## LDP : Lock Detect Precision

The counter value for digital lock detect can be set.

| D18 | Function | Remarks |
| :---: | :---: | :--- |
| 0 | 15 times Count | unlocked to locked |
|  | 3 times Count | locked to unlocked |
| 1 | 31 times Count | unlocked to locked |
|  | 7 times Count | locked to unlocked |

## AKM

## R[13:0] : Reference clock division number

The following settings can be selected for the reference clock division.
The allowed range is 1 ( $1 / 1$ division) to 16383 ( $1 / 16383$ division). 0 cannot be set.
The maximum frequency for $\mathrm{F}_{\text {PFD }}$ is 55 MHz .

| D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $1 / 1$ division |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $1 / 2$ division |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $1 / 3$ division |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $1 / 4$ division |  |

AKM
<Address1: N Counter >

| D 18 | $\mathrm{D}[17: 5]$ | $\mathrm{D}[4: 0]$ | Address |
| :---: | :---: | :---: | :---: |
| CPGAIN | $\mathrm{B}[12: 0]$ | $\mathrm{A}[4: 0]$ | 01 |

CPGAIN : Sets the charge pump current

| D18 | Function | Remarks |
| :---: | :---: | :---: |
| 0 | $250 \mu \mathrm{~A}$ |  |
| 1 | 1 mA |  |

$\mathrm{B}[12: 0]$ : B (Programmable) counter value

| D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 Dec | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 Dec | Prohibited |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 Dec |  |
| DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 8189 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 8190 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8191 Dec |  |

A[4:0] : A (Swallow) counter value

| D4 | D3 | D2 | D1 | D0 | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 1 | 1 Dec |  |
| 0 | 0 | 0 | 1 | 0 | 2 Dec |  |
| 0 | 0 | 0 | 1 | 1 | 3 Dec |  |
| DATA |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 29 Dec |  |
| 1 | 1 | 1 | 1 | 0 | 30 Dec |  |
| 1 | 1 | 1 | 1 | 1 | 31 Dec |  |

## AKM

* Requirements for $\mathrm{A}[4: 0]$ and $\mathrm{B}[12: 0]$

The data at $\mathrm{A}[4: 0]$ and $\mathrm{B}[12: 0]$ must meet the following requirements:

$$
\mathrm{A}[4: 0] \geq 0, \mathrm{~B}[12: 0] \geq 3, \mathrm{~B}[12: 0] \geq \mathrm{A}[4: 0]
$$

See "Frequency Setup" in section "Block Functional Descriptions" for details of the relationship between a frequency division number N and the data at $\mathrm{A}[4: 0]$ and $\mathrm{B}[12: 0]$.

## AKM

< Address2 : Function >

| D18 | D17 | D[16:14] | D[13:10] | D9 | D8 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | PD2 | 0 | TIMER[3:0] | FASTMODE | 0 | FASTEN |


| D6 | D5 | D[4:2] | D1 | D0 | Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPHIZ | CPPOLA | LD[2:0] | PD1 | CNTR_RST | 02 |

## PD2, PD1 : Power Down Select

| [PDN] | <Address2> |  | Function |
| :---: | :---: | :---: | :--- |
|  | \{PD2\} | \{PD1 \} |  |
| "Low" | X | X | Power Down |
| "High" | X | 0 | Normal Operation |
| "High" | 0 | 1 | Asynchronous Power Down |
| "High" | 1 | 1 | Synchronous Power Down |

X : Don't care
$\{P D 2\}=1$ and $\{P D 1\}=1$ : All circuits powers down at the timing when the Phase detector frequency signal reverses.
$\{P D 2\}=0$ and $\{P D 1\}=1$ : All circuits goes into Power Down at the rise up of LE signal that latches 1 into \{PD1\}.

## TIMER[3:0] : Sets the Fast Lock Timer

This is enabled when $\{$ FASTMODE $\}=" 1 ",\{F A S T E N\}=" 1 "$ and $\{C P G A I N\}=" 1 "$.
The charge pump current is set into high value ( 1 mA ) designate during switchover time which is set by \{TIMER[3:0]\}.
The following formula shows the relationship between the switchover time and the counter value.

Switchover time $=1 /$ FPFD $\times$ Counter Value
Counter Value $=3+$ Timer[3:0] $\times 4$

