



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



AK5397

32-Bit Stereo Premium ADC

1. General Description

The AK5397 is a high performance 32-bit stereo ADC that achieves class leading performance of 127dB dynamic range for stereo output. This is a flagship addition to AKM's VERITA series of product in the Audio 4 Pro™ family. The AK5397 integrates a newly developed circuit by VELVET SOUND™ technology achieving rich sound field and bass representation that realizes a music playback experience with less distortion. The

class leading performance with a maximum 768kHz PCM output is supported for digital output and newly developed 32-bit digital filters are integrated for the best sound quality. The AK5397 is suitable for digital video recorders and high quality sound studio mixers for recording and editing high-resolution sound sources.

2. Features

- Advanced multi bit Architecture ADC
- Resolution: 32bit
- Sampling Rate: 8kHz ~ 768kHz
- Full Differential Inputs
- S/(N+D): 108dB
- DR, S/N: 127dB (Mono Mode: 130dB)
- Sharp Roll Off Digital Filter (GD=41.5/fs)
 - ▶ Passband: 0 ~ 21.82kHz (@ fs=48kHz)
 - ▶ Passband Ripple: +0.00010/-0.00015dB
 - ▶ Stopband Attenuation: 100dB
- Short Delay Digital Filter (GD=12.5/fs)
 - ▶ Passband: 0 ~ 22.22kHz (@ fs=48kHz)
 - ▶ Passband Ripple: +0.055/-0.015dB
 - ▶ Stopband Attenuation: 93dB
- Minimum Phase Digital Filter (GD=3.5/fs)
 - ▶ Passband: 0 ~ 21.75kHz(@ fs=48kHz)
 - ▶ Passband Ripple: +0.04/-0.02dB
 - ▶ Stopband Attenuation: 93dB
- Master / Slave Mode
- Master Clock:
 - ▶ 256fs/512fs (Normal Speed; 8kHz~48kHz)
 - ▶ 256fs (Double Speed; 48Hz ~ 96kHz)
 - ▶ 128fs (Quad Speed; 96kHz ~ 192kHz)
 - ▶ 64fs (Octal Speed; 192kHz ~ 384kHz)
 - ▶ 32fs (Hex Speed; 384kHz ~ 768kHz)
- Audio Interface Format: 32bit MSB justified, I2S compatible or TDM
- Cascade TDM I/F: 8ch/48kHz, 4ch/96kHz, 4ch/192kHz
- Digital HPF for Offset Cancel
- Overflow Flag
- Power Supply:
 - ▶ 4.75 ~ 5.25V(Analog), 3.0 ~ 3.6V(Digital)
- Power Dissipation: 455mW
- Ta = -10 ~ 70 °C
- Package: 44-pin LQFP



3. Block Diagram




Figure 1. Block Diagram

4. Table of Contents

1.	General Description	1
2.	Features.....	1
3.	Block Diagram	2
4.	Table of Contents	3
5.	Pin Configurations and Functions	4
	■ Pin Configurations.....	4
	■ Functions	5
	■ Handling of Unused Pin	6
6.	Absolute Maximum Ratings.....	7
7.	Recommended Operating Conditions	7
8.	Electrical Characteristics	8
	■ Analog Characteristics	8
	■ Sharp Roll-Off Filter Characteristics	9
	■ Short Delay Filter Characteristics	11
	■ Minimum Phase Filter Characteristics	12
	■ Digital Filter Plot	14
	■ DC Characteristics	18
	■ Switching Characteristics	18
	■ Timing Diagrams	21
9.	Functional Descriptions	23
	■ System Clock	23
	■ Master Mode/Slave Mode	24
	■ Audio Interface Format.....	25
	■ Cascade TDM Mode	29
	■ Digital High Pass Filter.....	33
	■ Overflow Detection.....	33
	■ Mono Mode.....	33
	■ Digital Output Data.....	34
	■ Power Down & Reset	36
10.	SYSTEM DESIGN	37
11.	PACKAGE.....	41
	■ Outline Dimensions	41
	■ Material & Lead finish.....	42
	■ MARKING.....	42
12.	Ordering Guide	42
13.	Revision History	43
	IMPORTANT NOTICE	44

5. Pin Configurations and Functions

■ Pin Configurations




Figure 2. Pin Configurations

■ Functions

No.	Pin Name	Power	I/O	Function
1	LIN+	A	I	Lch Positive Analog Input Pin
2	LIN-	A	I	Lch Negative Analog Input Pin
3	TEST1	A	-	Test Pin This pin must be connected to AVSS.
4	AVSS	A	-	Analog Ground Pin, 0V
5	HPFE	D	I	HPF Enable Pin “L”: Disable, “H” Enable
6	CKS0	D	I	Clock Mode Select #0 Pin
7	CKS1	D	I	Clock Mode Select #1 Pin
8	CKS2	D	I	Clock Mode Select #2 Pin
9	PDN	D	I	Power down & Reset pin “L”: All blocks are powered-down and reset. “H”: Normal Operation
10	DVDD	D	-	Digital Power Supply Pin, 3.0V ~ 3.6V
11	DVSS	D	-	Digital Ground Pin, 0V
12	MCLK	D	I	Master Clock Input Pin
13	BICK	D	I/O	Serial Data Clock Pin When PDN pin = “L”, BICK outputs “L” in master mode.
14	LRCK	D	I/O	L/R Channel Select Clock Pin When PDN pin = “L”, LRCK outputs “L” in master mode.
15	SDTO1	D	O	Serial Data Output #1 Pin (Sharp Roll Off Filter Output) When PDN pin = “L”, SDTO1 outputs “L”.
16	SDTO2	D	O	Serial Data Output #2 Pin (Short Delay or Minimum Phase Filter Output) When PDN pin = “L”, SDTO2 outputs “L”.
17	OVF	D	O	Analog Input Overflow Detect Pin This pin goes to “H” if any analog inputs overflows When the PDN pin = “L”, the OVF pin outputs “L”.
18	SDM1	D	I	SDTO1 Output Mute Pin This function is synchronized with LRCK edges. “L”: Normal Operation, “H”: “L” output
19	SDM2	D	I	SDTO2 Output Mute Pin This function is synchronized with LRCK edges. “L”: Normal Operation, “H”: “L” output
20	SDFIL	D	I	SDTO2 Digital Filter Select Pin “L”: Short Delay, “H”: Minimum Phase
21	DIF	D	I	Audio Interface Format Pin “L”: 32bit MSB justified, “H”: 32bit I ² S Compatible
22	MSN	D	I	Master/Slave mode Select Pin “L”: Slave mode, “H”: Master mode
23	DVSS	D	-	Digital Ground Pin, 0V
24	DVDD	D	-	Digital Power Supply Pin, 3.0 ~ 3.6V
25	TDMIN1	D	I	TDM Data Input #1 Pin
26	TDMIN2	D	I	TDM Data Input #2 Pin
27	TDM0	D	I	TDM I/F Format Enable Pin “L”: Normal Mode, “H”: TDM Mode
28	TDM1	D	I	TDM I/F BICK Frequency Select Pin “L”: 256fs, “H”: 128fs

No.	Pin Name	Power	I/O	Function
29	MONO	D	I	Stereo/Mono mode Select Pin “L”: Stereo mode, “H”: Mono mode
30	AVSS	A	-	Analog Ground Pin, 0V
31	TEST2	A	I	Test Pin This pin must be connected to AVSS.
32	RIN-	A	I	Rch Negative Analog Input Pin
33	RIN+	A	I	Rch Positive Analog Input Pin
34	VREFLR	A	I	Rch Negative Reference Voltage Input Pin Normally connected to AVSS.
35	VREFHR	A	I	Rch Positive Reference Voltage Input Pin, 4.75 ~ 5.25V Normally connected to the VREFLR pin with a large electrolytic capacitor and a 0.1μF ceramic capacitor.
36	AVSS	A	-	Analog Ground Pin, 0V
37	AVDD1	A	-	Analog Power Supply Pin, 4.75 ~ 5.25V
38	TOUT	A	I	TEST Pin This pin must be Connected to AVSS.
39	VCOM	A	O	Common Voltage Output Pin, AVDD/2 Normally connected to AVSS with a 0.1μF ceramic capacitor in parallel with a 10μF electrolytic capacitor.
40	TEST3	A	I	Test Pin This pin must be connected to AVSS.
41	AVDD2	A	-	Analog Power Supply Pin, 4.75 ~ 5.25V
42	AVSS	A	-	Analog Ground Pin, 0V
43	VREFHL	A	I	Lch Positive Reference Voltage Input Pin, 4.75 ~ 5.25V Normally connected to the VREFLL pin with a large electrolytic capacitor and a 0.1μF ceramic capacitor.
44	VREFLL	A	I	Lch Negative Reference Voltage Input Pin Normally connected to AVSS.

Note 1. All digital input pins must not be left floating.

■ Handling of Unused Pin

The unused I/O pin must be processed as below.

Classification	Pin Name	Setting
Digital	TEST1/2/3, TOUT	This pin must be connected to AVSS.
	TDMIN1/2	This pin must be connected to DVSS.
	SDTO1, SDTO2, OVF	This pin must be open.
Analog	LIN+, LIN-	Connect the LIN+ pin and the LIN- pin.
	RIN+, RIN-	Connect the RIN+ pin and the RIN- pin.

6. Absolute Maximum Ratings

(AVSS=DVSS=0V; Note 2)

Parameter		Symbol	Min.	Max.	Unit
Power Supplies: Analog Digital AVSS-DVSS	AVDD	-0.3	6.0	V	
	DVDD	-0.3	4.6	V	
	$\Delta GND1$	-	0.3	V	
Input Current, Any Pin Except Supplies	IIN	-	± 10	mA	
Analog Input Voltage	(Note 4)	VINA	-0.3	AVDD+0.3	V
Digital Input Voltage	(Note 5)	VIND	-0.3	DVDD+0.3	V
Ambient Temperature (power applied)	Ta	-10	70	$^{\circ}C$	
Storage Temperature	Tstg	-65	150	$^{\circ}C$	

Note 2. All voltages with respect to ground.

Note 3. AVSS and DVSS must be connected to the same analog ground plane.

Note 4. VREFHL, VREFLL, VREFHR, VREFLR, LIN+, LIN-, RIN+, RIN-, TEST1-3 and TOUT pins.

Note 5. CKS0, CKS1, CKS2, PDN, SDM1, SDM2, SDFIL, TDMIN1, TDMIN2, MCLK, BICK, LRCK, DIF, MSN, HPFE, MONO, TDM0, TDM1 pins

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

7. Recommended Operating Conditions

(AVSS=DVSS=0V; Note 2)

Parameter		Symbol	Min.	Typ.	Max.	Unit
Power Supplies: (Note 6)	Analog	AVDD	4.75	5.0	5.25	V
	Digital	DVDD	3.0	3.3	3.6	V
Voltage Reference (Note 9)	"H" voltage reference (Note 7)	VREFHL/R	AVDD-0.5	-	AVDD	V
	"L" voltage reference (Note 8)	VREFLL/R	-	AVSS	-	V
	(VREFHL/R) – (VREFLL/R)	$\Delta VREF$	AVDD-0.5	-	AVDD	V

Note 2. All voltages with respect to ground.

Note 6. AVDD and DVDD are powered up simultaneously.

Note 7. VREFHL pin, VREFHR pin

Note 8. VREFLL pin, VREFLR pin

Note 9. VREFLL and VREFLR pins must be connected to AVSS.

Analog input voltage scales with voltage of $\{(VREFH) - (VREFL)\}$.

$$V_{in} (\text{typ.}) = \pm 2.8 \times \{(VREFH) - (VREFL)\} / 5 [\text{V}]$$

WARNING: AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

8. Electrical Characteristics

■ Analog Characteristics

(Ta = 25°C; AVDD=5.0V; DVDD=3.3V; AVSS=DVSS=0V; VREFHL=VREFHR=AVDD, VREFLL=VREFLR=AVSS; fs=48kHz, 96kHz, 192kHz; BICK=64fs; Signal Frequency=1kHz; 32bit Data; Measurement frequency=10Hz~20kHz at fs=48kHz, 40Hz~40kHz at fs=96kHz, 80Hz~80kHz at fs=192kHz; External circuit: [Figure 41](#) “Analog input buffer circuit example 2”; unless otherwise specified)

Parameter		Min.	Typ.	Max.	Unit
Resolution				32	Bits
Analog Input Characteristics:					
S/(N+D)	fs=48kHz BW=20kHz	-1dBFS -1dBFS (Note 10) -2dBFS (Note 10) -20dBFS -60dBFS	92 - - - -	100 108 110 102 64	dB dB dB dB dB
	fs=96kHz BW=40kHz	-1dBFS -1dBFS (Note 10) -20dBFS -60dBFS	92 - - -	99 107 99 60	dB dB dB dB
	fs=192kHz BW=80kHz	-1dBFS -1dBFS (Note 10) -20dBFS -60dBFS	91 - - -	99 106 94 54	dB dB dB dB
Dynamic Range (-60dBFS with A-weighted) (Stereo Mode) (Mono Mode)			122 125	127 130	dB dB
S/N (A-weighted) fs=48kHz (Stereo Mode) (Mono Mode)			122 125	127 130	dB dB
S/N (Without A-weighted) fs=96kHz (Stereo Mode)			115	120	dB
S/N (Without A-weighted) fs=192kHz (Stereo Mode)			111	116	dB
Input Resistance		650	720		Ω
Interchannel Isolation		120	130		dB
Interchannel Gain Mismatch			0.1	0.5	dB
Gain Drift			150		ppm/°C
Input Voltage (Note 11)		±2.6	±2.8	±3.0	Vpp
Input DC Bias Voltage			0.382 × AVDD		Vpp
Power Supplies:					
Power Supply Current	AVDD + VREFHL + VREFHR DVDD (fs=48kHz, MSN=H, SDM1=L, SDM2=H) (fs=96kHz, MSN=H, SDM1=L, SDM2=L) (fs=192kHz, MSN=H, SDM1=L, SDM2=L) (fs=384kHz, MSN=H, SDM1=L, SDM2=L) (fs=768kHz, MSN=H, SDM1=L, SDM2=L)		74.6 24 52 53 34 34	94.0 33 71 72 46 46	mA mA mA mA mA mA
Power down current (AVDD + DVDD)			10	100	uA
Power Supply Rejection	(Note 12)	-	50	-	dB

Note 10. Using the circuit as shown in [Figure 40](#)(Analog input buffer circuit example 1)

Note 11. This value is (LIN+) – (LIN-) and (RIN+) - (RIN-). Input voltage is proportional to a difference between VREFP and VREFL voltages.

$$Vin (\text{typ.}) = \pm 2.8 \times \{(VREFH) - (VREFL)\} / 5 [\text{V}]$$

Note 12. PSRR is applied to AVDD and DVDD with 1kHz, 20mVpp. The VREFHL/R and VREFLL/R pins held a constant voltage.

■ Sharp Roll-Off Filter Characteristics

(1) Sharp Roll-Off Filter Characteristics (fs=48kHz)
(Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=48kHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 3-(1)	PB	0		21.82	kHz
Passband Ripple (Note 14) Figure 3-(3)	PR	-0.00015		+0.00010	dB
Frequency Response (Note 14)	FR	-	21.93	-	kHz
-0.001dB		-	22.54	-	kHz
-0.1dB		-	23.62	-	kHz
-3.0dB		-	23.99	-	kHz
-6.0dB		-			
Stopband (Note 14) Figure 3-(2)	SB	26.17		3072	kHz
Stopband Attenuation Figure 3-(4)	SA	100			dB
Group Delay Distortion	ΔGD		0		1/fs
Group Delay (Note 15)	GD		41.5		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-	0.93	-	Hz
-3dB		-	6.1	-	Hz
-0.1dB		-			

(2) Sharp Roll-Off Filter Characteristics (fs=96kHz)
(Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=96kHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 4-(1)	PB	0		43.62	kHz
Pass Band Ripple (Note 14) Figure 4-(3)	PR	-0.00015		+0.00015	dB
Frequency Response (Note 14)	FR	-	43.87	-	kHz
-0.001dB		-	45.10	-	kHz
-0.1dB		-	47.25	-	kHz
-3.0dB		-	47.99	-	kHz
-6.0dB		-			
Stopband (Note 14) Figure 4-(2)	SB	52.36		3072	kHz
Stopband Attenuation Figure 4-(4)	SA	100			dB
Group Delay Distortion	ΔGD		0		1/fs
Group Delay (Note 15)	GD		41.4		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-	0.93	-	Hz
-3dB		-	6.1	-	Hz
-0.1dB		-			

(3) Sharp Roll-Off Filter Characteristics (fs=192kHz)
 (Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=192kHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 5-(1)	PB	0		87.32	kHz
PassBand Ripple (Note 14) Figure 5-(2)	PR	-0.005		+0.006	dB
Frequency Response (Note 14)	FR	- -3.0dB -6.0dB	89.52 94.33 95.97	- - -	kHz kHz kHz
Stopband (Note 14) Figure 5-(3)	SB	105.60		3072	kHz
Stopband Attenuation Figure 5-(4)	SA	100			dB
Group Delay Distortion	ΔGD		0		1/fs
Group Delay (Note 15)	GD		36.3		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-3dB -0.1dB	0.93 6.1	- -	Hz Hz

(4) Sharp Roll-Off Filter Characteristics (fs=384kHz)
 (Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=384kHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
ADC Digital Filter (Decimation LPF):						
Frequency Response (Note 14)	FR	-0.1dB -1.0B -3.0dB -6.0dB	0 - - -	60.67 86.93 107.70 125.30	- - - -	kHz kHz kHz kHz
Stopband (Note 14) Figure 6-(1)	SB	223.93		3072	kHz	
Stopband Attenuation Figure 6-(2)	SA	83			dB	
Group Delay Distortion	ΔGD		0		1/fs	
Group Delay (Note 15)	GD		10.6		1/fs	

(5) Sharp Roll-Off Filter Characteristics (fs=768kHz)
 (Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=768kHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
ADC Digital Filter (Decimation LPF):						
Frequency Response (Note 14)	FR	-0.1dB -1.0dB -3.0dB -6.0dB	0 - - -	34.01 101.51 163.13 216.16	- - - -	kHz kHz kHz kHz
Stopband (Note 14) Figure 7-(1)		533.42		3072	KHz	
Stopband Attenuation Figure 7-(2)		85			dB	
Group Delay Distortion	ΔGD		0		1/fs	
Group Delay (Note 15)	GD		8.4		1/fs	

Note 13. The definition of Passband is applied to the frequency which is within the limits of Passband Ripple.

Note 14. The passband and stopband frequencies scales with fs. The reference frequency of these responses is 1kHz.

Note 15. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 32bit data both of channels to the ADC output register for ADC.

■ Short Delay Filter Characteristics

(1) Short Delay Filter Characteristics (fs=48kHz)

(Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=48kHz; SDFIL="L")

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 8-(1)	PB	0		22.22	kHz
Passband Ripple (Note 14) Figure 8-(2)	PR	-0.015		+0.055	dB
Frequency Response (Note 14)	FR	-	22.40	-	kHz
-0.1dB		-	23.70	-	kHz
-3.0dB		-	24.28	-	kHz
-6.0dB					
Stopband (Note 14) Figure 8-(3)	SB	27.93		3072	kHz
Stopband Attenuation Figure 8-(4)	SA	93			dB
Group Delay Distortion	ΔGD			±0.1	1/fs
Group Delay (Note 15)	GD		12.5		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	-3dB	FR	-	0.93	Hz
-0.1dB			-	6.1	Hz

(2) Short Delay Filter Characteristics (fs=96kHz)

(Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=96kHz; SDFIL="L")

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 9-(1)	PB	0		44.46	kHz
Passband Ripple (Note 14) Figure 9-(2)	PR	-0.05		+0.02	dB
Frequency Response (Note 14)	FR	-	44.68	-	kHz
-0.1dB		-	47.40	-	kHz
-3.0dB		-	48.56	-	kHz
-6.0dB					
Stopband (Note 14) Figure 9-(3)	SB	55.90		3072	kHz
Stopband Attenuation Figure 9-(4)	SA	93			dB
Group Delay Distortion	ΔGD			±0.075	1/fs
Group Delay (Note 15)	GD		12.4		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	-3dB	FR	-	0.93	Hz
-0.1dB			-	6.1	Hz

(3) Short Delay Filter Characteristics (fs=192kHz)
 (Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=192kHz; SDFIL="L")

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 10-(1)	PB	0		80.71	kHz
Passband Ripple (Note 14) Figure 10-(2)	PR	-0.05		+0.02	dB
Frequency Response (Note 14)	PB	-	82.5	-	kHz
-0.1dB		-	92.86	-	kHz
-3.0dB		-	96.31	-	kHz
-6.0dB					
Stopband (Note 14) Figure 10-(3)	SB	116.67		3072	kHz
Stopband Attenuation Figure 10-(4)	SA	93			dB
Group Delay Distortion	ΔGD			±0.02	1/fs
Group Delay (Note 15)	GD		12.2		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-	0.93	-	Hz
-3dB		-	6.1	-	Hz
-0.1dB					

Note 13. The definition of Passband is applied to the frequency which is within the limits of Passband Ripple.

Note 14. The passband and stopband frequencies scales with fs. The reference frequency of these responses is 1kHz.

Note 15. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 32bit data both of channels to the ADC output register for ADC.

■ Minimum Phase Filter Characteristics

(1) Minimum Phase Filter Characteristics (fs=48kHz)
 (Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=48kHz; SDFIL="H")

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 11-(1)	PB	0		21.75	kHz
Passband Ripple (Note 14) Figure 11-(2)	PR	-0.02		+0.04	dB
Frequency Response (Note 14)	FR	-	21.97	-	kHz
-0.1dB		-	23.49	-	kHz
-3.0dB		-	24.12	-	kHz
-6.0dB					
Stopband (Note 14) Figure 11-(3)	SB	27.97		3072	kHz
Stopband Attenuation Figure 11-(4)	SA	93			dB
Group Delay Distortion	ΔGD			±1.5	1/fs
Group Delay (Note 15)	GD		3.5		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-	0.93	-	Hz
-3dB		-	6.1	-	Hz
-0.1dB					

(2) Minimum Phase Filter Characteristics (fs=96kHz)

(Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=96kHz; SDFIL="H")

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 12-(1)	PB	0		43.55	kHz
Passband Ripple (Note 14) Figure 12-(2)	PR	-0.04		+0.02	dB
Frequency Response (Note 14)	FR	-	43.87	-	kHz
-0.1dB		-	46.98	-	kHz
-3.0dB		-	48.26	-	kHz
-6.0dB					
Stopband (Note 14) Figure 12-(3)	SB	55.96		3072	kHz
Stopband Attenuation Figure 12-(4)	SA	93			dB
Group Delay Distortion	ΔGD			±1.5	1/fs
Group Delay (Note 15)	GD		3.4		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-	0.93	-	Hz
-3dB		-	6.1	-	Hz
-0.1dB					

(3) Minimum Phase Filter Characteristics (fs=192kHz)

(Ta=25°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; fs=192kHz; SDFIL="H")

Parameter	Symbol	Min.	Typ.	Max.	Unit
ADC Digital Filter (Decimation LPF):					
Passband (Note 13) Figure 13-(1)	PB	0		80.97	kHz
Passband Ripple (Note 14) Figure 13-(2)	PR	-0.045		+0.015	dB
Frequency Response (Note 14)	FR	-	82.55	-	kHz
-0.1dB		-	92.02	-	kHz
-3.0dB		-	95.44	-	kHz
-6.0dB					
Stopband (Note 14) Figure 13-(3)	SB	115.57		3072	kHz
Stopband Attenuation Figure 13-(4)	SA	93			dB
Group Delay Distortion	ΔGD			±1.6	1/fs
Group Delay (Note 15)	GD		4.2		1/fs
ADC Digital Filter (HPF):					
Frequency response (Note 14)	FR	-	0.93	-	Hz
-3dB		-	6.1	-	Hz
-0.1dB					

Note 13. The definition of Passband is applied to the frequency which is within the limits of Passband Ripple.

Note 14. The passband and stopband frequencies scales with fs. The reference frequency of these responses is 1kHz.

Note 15. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the setting of 32bit data both of channels to the ADC output register for ADC.

■ Digital Filter Plot




Figure 3. Sharp Roll Off Filter Normal Mode




Figure 4. Sharp Roll Off Filter Double Mode




Figure 5. Sharp Roll Off Filter Quad Mode




Figure 6. Sharp Roll Off Filter Octal Mode




Figure 7. Sharp Roll Off Filter Hex Mode




Figure 8 Short Delay Filter Normal Mode




Figure 9. Short Delay Filter Double Mode




Figure 10. Short Delay Filter Quad Mode




Figure 11. Minimum Phase Filter Normal Mode




Figure 12. Minimum Phase Filter Double Mode




Figure 13. Minimum Phase Filter Quad Mode

■ DC Characteristics

(Ta= -10~70°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
High-Level Input Voltage (Note 5)	VIH	70%DVDD	-	-	V
Low-Level Input Voltage (Note 5)	VIL	-	-	30%DVDD	V
High-Level Output Voltage (Iout=-100μA)	VOH	DVDD-0.5	-	-	V
Low-Level Output Voltage (Iout= 100μA)	VOL	-	-	0.5	V
Input Leakage Current	Iin	-	-	±10	μA

Note 5. CKS0, CKS1, CKS2, PDN, SDM1, SDM2, SDFIL, TDMIN1, TDMIN2, MCLK, BICK, LRCK, DIF, MSN, HPFE, MONO, TDM0, TDM1pin

■ Switching Characteristics

(Ta= -10~70°C; AVDD=4.75~5.25V; DVDD=3.0~3.6V; CL=20pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Master Clock Timing					
Frequency	fCLK	2.048			MHz
Pulse Width Low	tCLKL	0.4/fCLK			ns
Pulse Width High	tCLKH	0.4/fCLK			ns
LRCK Timing (Slave Mode)					
Normal mode (TDM1="L", TDM0="L")					
LRCK Frequency	fs	8		768	kHz
Duty Cycle	Duty	45		55	%
TDM256 MODE (TDM1="L", TDM0="H")					
LRCK Frequency	fs	8		48	kHz
"H" time	tLRH	1/256fs			ns
"L" time	tLRL	1/256fs			ns
TDM128 MODE (TDM1="H", TDM0="H")					
LRCK Frequency	fs	8		192	kHz
"H" time	tLRH	1/128fs			ns
"L" time	tLRL	1/128fs			ns
LRCK Timing (Master Mode)					
Normal mode (TDM1="L", TDM0="L")					
LRCK Frequency	fs	8		768	kHz
Duty Cycle	Duty	50			%
TDM256 MODE (TDM1="L", TDM0="H")					
LRCK Frequency	fs	8		48	kHz
"H" time	tLRH	1/8fs			ns
(Note 16)					
TDM128 MODE (TDM1="H", TDM0="H")					
LRCK Frequency	fs	8		192	kHz
"H" time	tLRH	1/4fs			ns
(Note 16)					

Note 16. "L" time at I²S format.

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing (Slave mode)					
Normal mode (TDM1="L", TDM0="L") (8KHz≤fs≤192KHz)					
BICK Period (8kHz ≤ fs ≤ 48kHz) (48kHz < fs ≤ 192kHz)	tBCK	1/128fs			ns
BICK Pulse Width Low	tBCK	1/64fs			ns
Pulse Width High	tBCKL	32			ns
LRCK Edge to BICK "↑" (Note 17)	tBCKH	32			ns
BICK "↑" to LRCK Edge (Note 17)	tLRB	20			ns
LRCK to SDTO1/2 (MSB) (Except I ² S mode)	tBLR	20			ns
BICK "↓" to SDTO1/2	tLRS			20	ns
	tBSD			20	ns
Normal mode (TDM1="L", TDM0="L") (192KHz≤fs≤768KHz)					
BICK Period (192kHz ≤ fs ≤ 384kHz) (384kHz < fs ≤ 768kHz)	tBCK	1/64fs			ns
BICK Pulse Width Low	tBCK	1/32fs			ns
Pulse Width High	tBCKL	16			ns
LRCK Edge to BICK "↑" (Note 17)	tBCKH	16			ns
BICK "↑" to LRCK Edge (Note 17)	tLRB	10			ns
BICK "↓" to SDTO1/2	tBLR	10			ns
	tBSD			10	ns
TDM256 mode (TDM1="L", TDM0="H")					
BICK Period	tBCK	1/256fs			ns
BICK Pulse Width Low	tBCKL	32			ns
Pulse Width High	tBCKH	32			ns
LRCK Edge to BICK "↑" (Note 17)	tLRB	20			ns
BICK "↑" to LRCK Edge (Note 17)	tBLR	20			ns
BICK "↓" to SDTO1/2	tBSD			20	ns
TDMIN1/2 Setup Time	tTDS	10			ns
TDMIN1/2 Hold Time	tTDH	10			ns
TDM128 mode (TDM1="H", TDM0="H") (8kHz ≤ fs ≤ 96kHz)					
BICK Period	tBCK	1/128fs			ns
BICK Pulse Width Low	tBCKL	32			ns
Pulse Width High	tBCKH	32			ns
LRCK Edge to BICK "↑" (Note 17)	tLRB	20			ns
BICK "↑" to LRCK Edge (Note 17)	tBLR	20			ns
BICK "↓" to SDTO1/2	tBSD			20	ns
TDMIN1/2 Setup Time	tTDS	10			ns
TDMIN1/2 Hold Time	tTDH	10			ns
TDM128 mode (TDM1="H", TDM0="H") (96kHz < fs ≤ 192kHz)					
BICK Period	tBCK	1/128fs			ns
BICK Pulse Width Low	tBCKL	16			ns
Pulse Width High	tBCKH	16			ns
LRCK Edge to BICK "↑" (Note 17)	tLRB	10			ns
BICK "↑" to LRCK Edge (Note 17)	tBLR	10			ns
BICK "↓" to SDTO1/2	tBSD			10	ns
TDMIN1/2 Setup Time	tTDS	10			ns
TDMIN1/2 Hold Time	tTDH	10			ns

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing (Master mode)					
Normal mode (TDM1="L", TDM0="L") BICK Frequency (8kHz ≤ fs ≤ 192kHz) (192kHz < fs ≤ 384kHz) BICK Duty BICK "↓" to LRCK BICK "↓" to SDTO1/2	fBCK fBCK dBCK tMLBR tBSD	-12 -20	64fs 32fs 50	12 20	Hz Hz % ns ns
Normal mode (TDM1="L", TDM0="L") (384kHz < fs ≤ 768kHz) BICK Frequency BICK Duty BICK "↓" to LRCK BICK "↓" to SDTO1/2	fBCK dBCK tMLBR tBSD	-6 -10	32fs 50	6 10	Hz Hz % ns ns
TDM256 mode (TDM1="L", TDM0="H") BICK Frequency BICK Duty (Note 18) BICK "↓" to LRCK BICK "↓" to SDTO1/2 TDMIN1/2 Setup Time TDMIN1/2 Hold Time	fBCK dBCK tMLBR tBSD tTDS tTDH	-12 -20 10 10	256fs 50	12 20	Hz % ns ns ns ns
TDM128 mode (TDM1="H", TDM0="H") (8kHz ≤ fs ≤ 96kHz) BICK Frequency BICK Duty BICK "↓" to LRCK BICK "↓" to SDTO1/2 TDMIN1/2 Setup Time TDMIN1/2 Hold Time	fBCK dBCK tMLBR tBSD tTDS tTDH	-12 -20 10 10	128fs 50	12 20	Hz % ns ns ns ns
TDM128 mode (TDM1="H", TDM0="H") (96kHz < fs ≤ 192kHz) BICK Frequency BICK Duty BICK "↓" to LRCK BICK "↓" to SDTO1/2 TDMIN1/2 Setup Time TDMIN1/2 Hold Time	fBCK dBCK tMLBR tBSD tTDS tTDH	-6 -10 10 10	128fs 50	6 10	Hz % ns ns ns ns
Reset timing RSTN Pulse width	tRTW	150			ns

Note 17. BICK rising edge must not occur at the same time as LRCK edge.

Note 18. This value is MCLK=512fs. Duty cycle is not guaranteed when MCLK=256fs.

■ Timing Diagrams




Figure 14. MCLK Timing (TDM0 pin = "L" or "H")




Figure 15. LRCK Timing (TDM0 pin = "L" or "H")




Figure 16. BICK Timing (TDM0 pin = "L" or "H")




Figure 17. Audio Interface Timing (Slave mode, TDM0 pin = "L")




Figure 18. Audio Interface Timing (Slave mode, TDM0 pin = "H")




Figure 19. Audio Interface Timing (Master mode, TDM0 pin= "H" or "L")




Figure 20. Reset & Calibration Timing

Note: SDTO shows SDTO1 and SDTO2. TDMIN shows TDMIN1 and TDMIN2.

9. Functional Descriptions

■ System Clock

MCLK, BICK and LRCK (fs) clocks are required in slave mode. A stable clock must be supplied when the AK5397 is in operation (PDN pin = "H"). The LRCK clock input must be synchronized with MCLK, however the phase is not critical. [Table 1](#) shows the relationship of typical sampling frequency and the system clock frequency. MCLK frequency, BICK frequency and master/slave mode are selected by CKS2-0 and MSN pins as shown in [Table 2](#).

The MSN pin controls Master/Slave mode switching. The AK5397 outputs BICK and LRCK in master mode when inputting MCLK. When the AK5397 is in slave mode, MCLK, BICK and LRCK should be input. ([Table 4](#))

For synchronization between multiple devices, the AK5397 should be reset by the PDN pin after an operation clock change, clock mode switching, digital I/F change and Master/Slave mode switching. Clock and Mode changes should only be made during the reset.

fs	MCLK				
	32fs	64fs	128fs	256fs	512fs
32kHz	N/A	N/A	N/A	8.192MHz	16.384MHz
44.1kHz	N/A	N/A	N/A	11.2896MHz	22.5792MHz
48kHz	N/A	N/A	N/A	12.288MHz	24.576MHz
96kHz	N/A	N/A	N/A	24.576MHz	N/A
192kHz	N/A	N/A	24.576MHz	N/A	N/A
384kHz	N/A	24.576MHz	N/A	N/A	N/A
768kHz	24.576MHz	N/A	N/A	N/A	N/A

Table 1. System Clock Example (N/A: Not Available)

MSN pin	CKS2 pin	CKS1 pin	CKS0 pin	MCLK	BICK	Sampling Speed
L (Slave)	0	0	0	256fs	64fs ≤ BICK ≤ 128fs	Normal Speed Mode (8kHz ≤ fs ≤ 48kHz)
	0	0	1	(Table 3)		Auto Setting Mode
	0	1	0	256fs	64fs	Double Speed Mode (48kHz < fs ≤ 96kHz)
	0	1	1	128fs	64fs	Quad Speed Mode (96kHz < fs ≤ 192kHz)
	1	0	0	64fs	64fs	Octal Speed Mode (fs = 384kHz)
	1	0	1	32fs	32fs	Hex Speed Mode (fs = 768kHz)
	1	1	0	N/A		
	1	1	1			
H (Master)	0	0	0	256fs	64fs	Normal Speed Mode (8kHz ≤ fs ≤ 48kHz)
	0	0	1	512fs	64fs	
	0	1	0	256fs	64fs	Double Speed Mode (48kHz < fs ≤ 96kHz)
	0	1	1	128fs	64fs	Quad Speed Mode (96kHz < fs ≤ 192kHz)
	1	0	0	64fs	64fs	Octal Speed Mode (fs = 384kHz)
	1	0	1	32fs	32fs	Hex Speed Mode (fs = 768kHz)
	1	1	0	N/A		
	1	1	1			

Table 2. Setting of MCLK /BICK/Sampling Speed

MCLK	BICK	Sampling Speed
512fs	64fs ≤ BICK ≤ 128fs	Normal Speed Mode (8kHz ≤ fs ≤ 48kHz)
256fs	64fs	Double Speed Mode (48kHz < fs ≤ 96kHz)
128fs	64fs	Quad Speed Mode (96kHz < fs ≤ 192kHz)
64fs	64fs	Octal Speed Mode (fs = 384kHz)
32fs	32fs	Hex Speed Mode (fs = 768kHz)

Table 3. Auto Setting Mode (Slave Mode)

■ Master Mode/Slave Mode

The MSN pin selects either master or slave modes as shown in [Table 4](#). The AK5397 outputs BICK and LRCK in master mode. In slave mode, provide MCLK, BICK and LRCK.

MSN pin	Mode	BICK, LRCK
L	Slave Mode	BICK = Input LRCK = Input
H	Master Mode	BICK = Output LRCK = Output

Table 4. Master mode/Slave mode

■ Audio Interface Format

12 types of audio data interface can be selected by the TDM1-0, MSN and DIF pins as shown in [Table 5](#). The audio data format can be selected by the DIF pin. In all formats the serial data is MSB-first, 2's complement format. The SDTO1/2 is clocked out on the falling edge of BICK.

In normal mode, Mode 0-1 are the slave mode, and Mode 2-3 are the master mode. BICK frequency is shown in [Table 2](#).

In TDM256 mode, BICK must be fixed to 256fs. In the slave mode, "H" time and "L" time of LRCK must be 1/256fs at least. In the master mode, "H" time ("L" time at I²S mode) of LRCK is 1/8fs typically. TDM256 mode supports only Normal Speed.

In TDM128 mode, BICK must be fixed to 128fs. In the slave mode, "H" time and "L" time of LRCK must be 1/128fs at least. In the master mode, "H" time ("L" time at I²S mode) of LRCK is 1/4fs typically. TDM128 mode supports Normal/Double/Quad Speed.

TDM1 pin	TDM0 pin	MSN pin	DIF pin	Mode	SDTO	LRCK		BICK	
							I/O		I/O
L	L	L (Slave)	L 0	Normal	32bit, MSB justified	H/L	I	(Table 2)	I
			H 1		32bit, I ² S Compatible	L/H	I		I
		H (Master)	L 2		32bit, MSB justified	H/L	O		O
			H 3		32bit, I ² S Compatible	L/H	O		O
L	H	L (Slave)	L 4	TDM256	32bit, MSB justified	↑	I	256fs	I
			H 5		32bit, I ² S Compatible	↓	I	256fs	I
		H (Master)	L 6		32bit, MSB justified	↑	O	256fs	O
			H 7		32bit, I ² S Compatible	↓	O	256fs	O
H	H	L (Slave)	L 8	TDM128	32bit, MSB justified	↑	I	128fs	I
			H 9		32bit, I ² S Compatible	↓	I	128fs	I
		H (Master)	L 10		32bit, MSB justified	↑	O	128fs	O
			H 11		32bit, I ² S Compatible	↓	O	128fs	O
H	L	N/A	N/A	12	N/A	N/A	N/A	N/A	N/A

Table 5. Audio Interface Format (N/A: Not available)

Sampling Speed	Audio Interface Format	The maximum number of channels
Normal Speed	Normal	2ch
	TDM256	8ch
	TDM128	4ch
Double Speed	Normal	2ch
	TDM256	N/A
	TDM128	4ch
Quad Speed	Normal	2ch
	TDM256	N/A
	TDM128	4ch
Octal Speed	Normal	2ch
	TDM256	N/A
	TDM128	N/A
Hex Speed	Normal	2ch (SDTO1: Lch, SDTO2: Rch)
	TDM256	N/A
	TDM128	N/A

Table 6. Relationship between Sampling Speed and Audio Interface Format (N/A: Not available)