



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



AK5556

6-Channel Differential 32-bit $\Delta\Sigma$ ADC

1. General Description

The AK555x series is a 32-bit, 768 kHz sampling, differential input A/D converter for digital audio systems. It achieves 115 dB dynamic range and 106 dB S/(N+D) while maintaining low power consumption performance.

The AK5556 integrates a 6-channel A/D converter, suitable for mixers and multi-channel recorders. Four types of digital filters are integrated and selectable according to the sound quality preference. The AK5556 can be easily connected to a DSP by supporting TDM audio formats. Additionally, it supports DSD output up to 11.2MHz. The channel summation improves the dynamic range to 118 dB in 6-to-3 mode, to 121 dB in 4-to-1 mode and to 122 dB in 6-to-1 mode.

2. Features

- Sampling Rate:** 8 kHz-768 kHz
- Input:** Full Differential Inputs
- S/(N+D):** 106 dB
- DR:** 115 dB (6-to-3 mode: 118 dB, 4-to-1 mode: 121 dB, 6-to-1 mode: 122 dB)
- S/N:** 115 dB (6-to-3 mode: 118 dB, 4-to-1 mode: 121 dB, 6-to-1 mode: 122 dB)
- Internal Filter:** Four types of LPF, Digital HPF
- Power Supply:** 4.5-5.5 V (Analog), 1.7-1.98 V or 3.0-3.6 V (Digital)
- Output Format:**
 - PCM mode: 24/32-bit MSB justified, I²S or TDM
 - DSD mode: DSD Native 64, 128, 256
 - Maximized Slot Efficiency in TDM Mode by Optimal Data Placed Mode
- Cascade TDM I/F:**
 - TDM512: fs= 48 kHz
 - TDM256: fs= 96 kHz or 48 kHz
 - TDM128: fs= 192 kHz, 96 kHz or 48 kHz
- Operation Mode:** Master Mode & Slave Mode
- Detection Function:** Input Overflow Flag
- Serial Interface:** 3-wire Serial and I²C μ P I/F (Pin setting is also available)
- Power Consumption:** 206 mW (@AVDD= 5.0 V, TVDD= 3.3 V, fs= 48 kHz)
- Package:** 64-pin QFN

4. Block Diagram

■ Block Diagram





Figure 1. Block Diagram

5. Pin Configurations and Functions**■ Pin Configurations**

* The exposed pad at back face of the package must be open or connected to the ground of the board.

Figure 2. Pin Configurations

No.	Pin Name	I/O	Function	Power Down Status
35	TDMIN	I	TDM Data Input Pin in PCM Mode This pin is pulled down by 100 kΩ internally	-
	DSDOR1	O	Audio Serial Data Output Pin for AIN2 in DSD Mode This pin is pulled down by 100 kΩ internally	Hi-z
36	SDTO1	O	Audio Serial Data Output Pin for AIN1 and AIN2 in PCM Mode	L
	DSDOL2	O	Audio Serial Data Output Pin for AIN3 in DSD Mode	L
37	SDTO2	O	Audio Serial Data Output Pin for AIN3 and AIN4 in PCM Mode	L
	DSDOR2	O	Audio Serial Data Output Pin for AIN4 in DSD Mode	L
38	SDTO3	O	Audio Serial Data Output Pin for AIN5 and AIN6 in PCM Mode	L
	DSDOL3	O	Audio Serial Data Output Pin for AIN5 in DSD Mode	L
39	DSDOR3	O	Audio Serial Data Output Pin for AIN6 in DSD Mode	L
40	TESTO1	O	Test Output Pin1	Hi-Z
41	TESTO2	O	Test Output Pin2	Hi-Z
42	OVF	O	Analog Input Over Flow Flag Output Pin	L
43	CKS0	I	Clock Mode Select Pin	-
	SDA	I/O	Control Data I/O Pin in I ² C Bus Serial Control Mode	Hi-z
	CDTI	I	Control Data Input Pin in 3-wire Serial Control Mode	-
44	CKS1	I	Clock Mode Select Pin	-
	CAD0_I2C	I	Chip Address 0 Pin in I ² C Bus Serial Control Mode	-
	CSN	I	Chip Select Pin in 3-wire Serial Control Mode	-
45	CKS2	I	Clock Mode Select Pin	-
	SCL	I	Control Data Clock Pin in I ² C Bus Serial Control Mode	-
	CCLK	I	Control Data Clock Pin in 3-wire Serial Control Mode	-
46	CKS3	I	Clock Mode Select Pin	-
	CAD1	I	Chip Address 1 Pin in I ² C Bus or 3-wire Serial Control Mode	-
47	SLOW	I	Slow Roll-OFF Digital Filter Select Pin in PCM Mode	-
	DCKB	I	Polarity of DCLK Pin in DSD Mode	-
48	SD	I	Short Delay Digital Filter Select Pin in PCM Mode	-
	PMOD	I	DSD Phase Modulation Mode Select Pin in DSD Mode	-
49	DIF0	I	Audio Data Format Select Pin in PCM Mode “L”: MSB justified, “H”: I ² S	-
	DSDSEL0	I	DSD Sampling Rate Control Pin in DSD Mode	-
50	DIF1	I	Audio Data Format Select Pin in PCM Mode “L”: 24-bit Mode, “H”: 32-bit Mode	-
	DSDSEL1	I	DSD Sampling Rate Control Pin in DSD Mode	-
51	TDM0	I	TDM I/F Format Select Pin * This pin must be fixed to “L” when using DSD mode.	-
52	TDM1	I	TDM I/F Format Select Pin * This pin must be fixed to “L” when using DSD mode.	-
53	PSN	I	Control Mode Select Pin (I2C pin = “H”) “L”: I ² C Bus Serial Control Mode, “H”: Parallel Control Mode	-
	CAD0_SPI	I	Chip Address 0 Pin in 3-wire Serial Control Mode (I2C pin = “L”)	-
54	I2C	I	Control Mode Select Pin “L”: 3-wire Serial Control Mode “H”: I ² C Bus Serial Control Mode or Parallel Control Mode	-
55	DP	I	DSD Mode Enable Pin “L”: PCM Mode, “H”: DSD Mode	-




Figure 3. SHARP ROLL-OFF (fs= 48 kHz)




Figure 4. SLOW ROLL-OFF (fs= 48 kHz)




Figure 5. SHORT DELAY SHARP ROLL-OFF (fs= 48 kHz)




Figure 6. SHORT DELAY SLOW ROLL-OFF (fs= 48 kHz)




Figure 7. SHARP ROLL-OFF (fs= 96 kHz)




Figure 8. SLOW ROLL-OFF (fs= 96 kHz)




Figure 9. SHORT DELAY SHARP ROLL-OFF (fs= 96 kHz)




Figure 10. SHORT DELAY SLOW ROLL-OFF (fs= 96 kHz)

■ ADC Filter Characteristics (fs= 192 kHz)

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD=1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin="L"))

Parameter	Symbol	Min.	Typ.	Max.	Unit
Digital Filter (Decimation LPF): SHARP ROLL-OFF (Figure 11) (SD pin="L", SLOW pin= "L")					
Passband (Note 13)	+0.001/-0.037 dB -6.0 dB	PB	0 -	- 100.2	83.7 - kHz kHz
Stopband (Note 13)		SB	122.9	-	- kHz
Stopband Attenuation		SA	85	-	- dB
Group Delay Distortion 0 - 40.0 kHz	ΔGD		- 0	-	1/fs
Group Delay (Note 14)	GD	-	15	-	1/fs
Digital Filter (Decimation LPF): SLOW ROLL-OFF (Figure 12) (SD pin="L", SLOW pin= "H")					
Passband (Note 13)	+0.001/-0.1 dB -6.0 dB	PB	0 -	- 75.2	31.5 - kHz kHz
Stopband (Note 13)		SB	146	-	- kHz
Stopband Attenuation		SA	85	-	- dB
Group Delay Distortion 0 - 40.0 kHz	ΔGD		- 0	-	1/fs
Group Delay (Note 14)	GD	-	8	-	1/fs
Digital Filter (Decimation LPF): SHORT DELAY SHARP ROLL-OFF FILTER (Figure 13) (SD pin="H", SLOW pin= "L")					
Passband (Note 13)	+0.001/-0.037 dB -6.0 dB	PB	0 -	- 100.2	83.7 - kHz kHz
Stopband (Note 13)		SB	122.9	-	- kHz
Stopband Attenuation		SA	85	-	- dB
Group Delay Distortion 0 - 40.0 kHz	ΔGD		- -	- 0.3	1/fs
Group Delay (Note 14)	GD	-	6	-	1/fs
Digital Filter (Decimation LPF): SHORT DELAY SLOW ROLL-OFF FILTER (Figure 14) (SD pin="H", SLOW pin= "H")					
Passband (Note 13)	+0.001/-0.1 dB -6.0 dB	PB	0 -	- 75.2	31.5 - kHz kHz
Stopband (Note 13)		SB	146	-	- kHz
Stopband Attenuation		SA	85	-	- dB
Group Delay Distortion 0 - 40.0 kHz	ΔGD		- -	- 0.4	1/fs
Group Delay (Note 14)	GD	-	6	-	1/fs
Digital Filter (HPF):					
Frequency Response	-3.0 dB -0.5 dB (Note 13) -0.1 dB	FR	- - -	1.0 2.5 6.5	- - Hz Hz Hz

Note 13. The Passband and Stopband Frequencies scale with fs.

For Example, PB (+0.001 dB/-0.037 dB) = $0.436 \times \text{fs}$ (SHARP ROLL-OFF).

For Example, PB (+0.001 dB/-0.1 dB) = $0.164 \times \text{fs}$ (SLOW ROLL-OFF).

Note 14. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the L channel MSB output timing of the SDTO. It may have an error of +1[1/fs] at maximum when outputting data via audio interfaces.




Figure 11. SHARP ROLL-OFF (fs= 192 kHz)




Figure 12. SLOW ROLL-OFF (fs= 192 kHz)




Figure 13. SHORT DELAY SHARP ROLL-OFF (fs= 192 kHz)




Figure 14. SHORT DELAY SLOW ROLL-OFF (fs= 192 kHz)

■ ADC Filter Characteristics (fs= 384 kHz)

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD=1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin= "L"))

Parameter	Symbol	Min.	Typ.	Max.	Unit
Digital Filter (Decimation LPF) (Figure 15) (SD pin = "X", SLOW pin = "X") * It does not depend on the SD pin and Slow pin.					
Frequency Response (Note 13)					
-0.1 dB		-	81.75	-	kHz
-1.0 dB		-	114	-	kHz
-3.0 dB		-	137.63	-	kHz
-6.0 dB		-	157.2	-	kHz
Stopband (Note 13)	SB	277.4	-	-	kHz
Stopband Attenuation	SA	85	-	-	dB
Group Delay Distortion 0 - 40.0 kHz	ΔGD	-	0	-	1/fs
Group Delay (Note 14)	GD	-	7	-	1/fs

Note 13. The Passband and Stopband Frequencies scale with fs.

Note 14. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the L channel MSB output timing of the SDTO. It may have an error of +1[1/fs] at maximum when outputting data via audio interfaces.




Figure 15. Frequency Response (fs= 384 kHz)

■ ADC Filter Characteristics (fs= 768 kHz)

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD=1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin= "L"))

Parameter	Symbol	Min.	Typ.	Max.	Unit
Digital Filter (Decimation LPF) (Figure 16) (SD pin = "X", SLOW pin = "X") * It does not depend on the SD pin and SLOW pin.					
Frequency Response (Note 13)					
-0.1 dB		-	26.25	-	kHz
-1.0 dB		-	83.75	-	kHz
-3.0 dB		-	144.5	-	kHz
-6.0 dB		-	203.1	-	kHz
Stopband (Note 13)	SB	640.3	-	-	kHz
Stopband Attenuation	SA	85	-	-	dB
Group Delay Distortion 0 - 40.0 kHz	ΔGD	-	0	-	1/fs
Group Delay (Note 14)	GD	-	5	-	1/fs

Note 13. The Passband and Stopband Frequencies scale with fs.

Note 14. The calculated delay time induced by digital filtering. This time is from the input of an analog signal to the L channel MSB output timing of the SDTO. It may have an error of +1[1/fs] at maximum when outputting data via audio interfaces.




Figure 16. Frequency Response (fs= 768 kHz)

10. DC Characteristics

(Ta= -40-105 °C; AVDD= 4.5-5.5 V, VDD18= 1.7-1.98 V (LDOE pin="L"))

Parameter		Symbol	Min.	Typ.	Max.	Unit
TVDD= 3.0-3.6 V (LDOE pin="H")						
High-Level Input Voltage	(Note 15)	VIH	70%TVDD	-	-	V
Low-Level Input Voltage	(Note 15)	VIL	-	-	30%TVDD	V
High-Level Output Voltage (Iout= -100 μA)	(Note 16)	VOH	TVDD-0.5	-	-	V
Low-Level Output Voltage (except SDA pin: Iout= 100 μA) (SDA pin: Iout= 3 mA)	(Note 17)	VOL	-	-	0.5	V
		VOL	-	-	0.4	V
TVDD= 1.7-1.98 V (LDOE pin="L")						
High-Level Input Voltage	(Note 15)	VIH	80%TVDD	-	-	V
Low-Level Input Voltage	(Note 15)	VIL	-	-	20%TVDD	V
High-Level Output Voltage (Iout= -100 μA)	(Note 16)	VOH	TVDD-0.3	-	-	V
Low-Level Output Voltage (except SDA pin: Iout= 100 μA) (SDA pin: Iout= 3 mA)	(Note 17)	VOL	-	-	0.3	V
		VOL	-	-	20%TVDD	V
Input Leakage Current		Iin	-	-	±10	μA

Note 15. MCLK, PDN, PW0-2, MSN, BICK (Slave Mode), LRCK (Slave Mode), TDMIN, SLOW/DCKB, SD/PMOD, CKS0/SDA (Write)/CDTI, CKS1/CAD_I2C/CSN, CKS2/SCL/CCLK, CKS3/CAD1, DIF0/DSDSEL0, DIF1/DSDSEL1, TDM0, TDM1, PSN/CAD0_SPI, I2C, DP, DCKS/HPFE, LDOE, ODP, TEST

Note 16. BICK (Master Mode)/DCLK, LRCK (Master Mode)/DSDOL1, DSDOR1, SDTO1/DSDOL2, SDTO2/DSDOR2, SDTO3/DSDOL3, DSDOR3, OVF

Note 17. Note.16 and SDA (Read)

The external pull-up resistors should be connected to TVDD+0.3 V or less.

11. Switching Characteristics

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD= 1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin="L"), C_L= 10 pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Master Clock (MCLK)Timing (Figure 17, Figure 18)					
Frequency Duty Cycle	fCLK dCLK	2.048 45	-	49.152 55	MHz %
LRCK Timing (Slave mode) (Figure 17)					
Normal mode (TDM1-0 bits = "00")		fs fsn fsd fsq fso fsh Duty	8 54 108 - - - 45	- - - 384 768 -	54 108 216 - - - 55
TDM128 mode (TDM1-0 bits = "01")		fs fsn fsd fsq tLRH tRL	8 54 108 1/128fs 1/128fs	- - - -	54 108 216 ns ns
TDM256 mode (TDM1-0 bits = "10")		fs fsn fsd tLRH tRL	8 54 1/256fs 1/256fs	- - - -	54 108 - ns
TDM512 mode (TDM1-0 bits = "11")		fs fsn tLRH tRL	8 1/512fs 1/512fs	- - -	54 - ns
LRCK Timing (Master mode) (Figure 18)					
Normal mode (TDM1-0 bits = "00")		fs fsn fsd fsq fso fsh Duty	8 54 108 - - - 50	- - - 384 768 -	54 108 216 - - - %
TDM128 mode (TDM1-0 bits = "01")		fs fsn fsd fsq tLRH	8 54 108 - -	- - - 1/4fs	54 108 216 -
TDM256 mode (TDM1-0 bits = "10")		fs fsn fsd tLRH	8 54 - -	- - 1/8fs	54 108 -
TDM512 mode (TDM1-0 bits = "11")		fs fsn tLRH	8 - -	- 1/16fs	54 - ns

Note 18. When the 1024fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK5556 should be reset by the PDN pin or RSTN bit.

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD= 1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin="L"), C_L= 10 pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing (Slave mode)					
Normal mode (TDM1-0 bits = "00") (8 kHz ≤ fs ≤ 216 kHz) (Figure 19) (LDOE pin = "H") BICK Period Normal Speed mode Double Speed mode Quad Speed mode BICK Pulse Width Low BICK Pulse Width High LRCK Edge to BICK "↑" (Note 19) BICK "↑" to LRCK Edge (Note 19) LRCK to SDTO (MSB) (Except I ² S mode) BICK "↓" to SDTO1/2/3	tBCK tBCK tBCK tBCKL tBCKH tLRB tBLR tLRS tBSD	1/128fsn 1/128fsd 1/64fsq 32 32 25 25 - -	- - - - - - - 25 25	- - - - - - - ns ns ns ns ns ns ns ns	ns ns ns ns ns ns ns ns ns
Normal mode (TDM1-0 bits = "00") (8 kHz ≤ fs ≤ 216 kHz) (Figure 19) (LDOE pin = "L") BICK Period Normal Speed mode (8 kHz ≤ fs ≤ 48 kHz) Double Speed mode (48 kHz ≤ fs ≤ 96 kHz) Quad Speed mode (96 kHz ≤ fs ≤ 192 kHz) BICK Pulse Width Low BICK Pulse Width High LRCK Edge to BICK "↑" (Note 19) BICK "↑" to LRCK Edge (Note 19) LRCK to SDTO (MSB) (Except I ² S mode) BICK "↓" to SDTO1/2/3	tBCK tBCK tBCK tBCKL tBCKH tLRB tBLR tLRS tBSD	1/128fsn 1/128fsd 1/64fsq 36 36 30 30 - -	- - - - - - - 30 30	- - - - - - - ns ns ns ns ns ns ns ns	ns ns ns ns ns ns ns ns
Normal mode (TDM1-0 bits = "00") (fs = 384 kHz, 768 kHz) (Figure 20) BICK Period Oct Speed mode Hex Speed mode BICK Pulse Width Low BICK Pulse Width High LRCK Edge to BICK "↑" (Note 19) BICK "↑" to LRCK Edge (Note 19) BICK "↑" to SDTO1/2/3	tBCK tBCK tBCKL tBCKH tLRB tBLR tBSDD	1/64fso 1/48fsh 12 12 12 12 5	- - - - - - -	- - - - - - 22	ns ns ns ns ns ns ns

Note 18. When the 1024fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK5556 should be reset by the PDN pin or RSTN bit.

Note 19. BICK rising edge must not occur at the same time as LRCK edge.

($T_a = -40 \text{ - } +105^\circ\text{C}$; $AVDD = 4.5\text{-}5.5\text{ V}$, $TVDD = 1.7\text{-}1.98\text{ V}$ (LDOE pin="L") or $3.0\text{-}3.6\text{ V}$ (LDOE pin="H"), $VDD18 = 1.7\text{-}1.98\text{ V}$ (LDOE pin="L"), $C_L = 10\text{ pF}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing (Master mode) (Figure 22)					
Normal mode (TDM1-0 bits = "00") ($8\text{ kHz} \leq fs \leq 216\text{ kHz}$)					
BICK Period					
Normal Speed mode	tBCK	-	1/64fsn	-	ns
Double Speed mode	tBCK	-	1/64fsd	-	ns
Quad Speed mode	tBCK	-	1/64fsq	-	ns
BICK Duty	dBCK	-	50	-	%
BICK " \downarrow " to LRCK Edge	tMBLR	-20	-	20	ns
BICK " \downarrow " to SDTO1/2/3	tBSD	-20	-	20	ns
Normal mode (TDM1-0 bits = "00") ($fs = 384\text{kHz, 768 kHz}$) (LDOE pin = "H")					
BICK Period					
Oct speed mode	tBCK	-	1/64fso	-	ns
Hex speed mode	tBCK	-	1/64fsh	-	ns
BICK Duty	dBCK	-	50	-	%
BICK " \downarrow " to LRCK Edge	tMBLR	-4	-	4	ns
BICK " \downarrow " to SDTO1/2/3	tBSD	-4	-	4	ns
Normal mode (TDM1-0 bits = "00") ($fs = 384\text{ kHz, 768 kHz}$) (LDOE pin = "L")					
BICK Period					
Oct speed mode	tBCK	-	1/64fso	-	ns
Hex speed mode	tBCK	-	1/48fsh	-	ns
BICK Duty	dBCK	-	50	-	%
BICK " \downarrow " to LRCK Edge	tMBLR	-5	-	5	ns
BICK " \downarrow " to SDTO1/2/3	tBSD	-5	-	5	ns

Note 18. When the 1024fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK5556 should be reset by the PDN pin or RSTN bit.

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD= 1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin="L"), C_L= 10 pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing (Master mode) (Figure 22)					
TDM128 mode (TDM1-0 bits = "01")					
BICK Period					
Normal Speed mode	tBCK	-	1/128fsn	-	ns
Double Speed mode	tBCK	-	1/128fsd	-	ns
Quad Speed mode	tBCK	-	1/128fsq	-	ns
BICK Duty	dBCK	-	50	-	%
BICK "↓" to LRCK Edge	tMBLR	-5	-	5	ns
BICK "↓" to SDTO1/2	tBSD	-5	-	5	ns
TDMIN Hold Time	tSDH	5	-	-	ns
TDMIN Setup Time	tSDS	5	-	-	ns
TDM256 mode (TDM1-0 bits = "10")					
BICK Period					
Normal Speed mode	tBCK	-	1/256fsn	-	ns
Double Speed mode	tBCK	-	1/256fsd	-	ns
BICK Duty	dBCK	-	50	-	%
BICK "↓" to LRCK Edge	tMBLR	-5	-	5	ns
BICK "↓" to SDTO1	tBSD	-5	-	5	ns
TDMIN Hold Time	tSDH	5	-	-	ns
TDMIN Setup Time	tSDS	5	-	-	ns
TDM512 mode (TDM1-0 bits = "11")					
BICK Period					
Normal Speed mode	tBCK	-	1/512fsn	-	ns
BICK Duty	dBCK	-	50	-	%
BICK "↓" to LRCK Edge	tMBLR	-5	-	5	ns
BICK "↓" to SDTO1	tBSD	-5	-	5	ns
TDMIN Hold Time	tSDH	5	-	-	ns
TDMIN Setup Time	tSDS	5	-	-	ns

Note 18. When the 1024fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK5556 should be reset by the PDN pin or RSTN bit.

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD= 1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin="L"), C_L= 10 pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Audio Interface Timing (Master mode) (Figure 23)					
DSD Audio Interface Timing (64fs mode, DSDSEL 1-0 bits = "00") DCLK Period DCLK Pulse Width Low DCLK Pulse Width High DCLK Edge to DSDOL/R (Note 20)	tDCK tDCKL tDCKH tDDD	- 144 144 -20	1/64fs - - -	- - - 20	ns ns ns ns
DSD Audio Interface Timing (128fs mode, DSDSEL 1-0 bits = "01") DCLK Period DCLK Pulse Width Low DCLK Pulse Width High DCLK Edge to DSDOL/R (Note 20)	tDCK tDCKL tDCKH tDDD	- 72 72 -10	1/128fs - - -	- - - 10	ns ns ns ns
DSD Audio Interface Timing (256fs mode, DSDSEL 1-0 bits = "10") DCLK Period DCLK Pulse Width Low DCLK Pulse Width High DCLK Edge to DSDOL/R (Note 20)	tDCK tDCKL tDCKH tDDD	- 36 36 -10	1/256fs - - -	- - - 10	ns ns ns ns

Note 18. When the 1024fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK5556 should be reset by the PDN pin or RSTN bit.

Note 20. tDDD is defined from a falling edge of DCLK "↓" to a DSDOL/R edge when DCKB bit = "0" and it is defined from a rising edge of DCLK "↑" to a DSDOL/R edge when DCKB bit = "1".

(Ta= -40 - +105 °C; AVDD= 4.5-5.5 V, TVDD= 1.7-1.98 V (LDOE pin="L") or 3.0-3.6 V (LDOE pin="H"), VDD18= 1.7-1.98 V (LDOE pin="L"), C_L= 10 pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Control Interface Timing (3-Wire Serial mode): (Figure 25) (Figure 26)					
CCLK Period	tCCK	200	-	-	ns
CCLK Pulse Width Low	tCCKL	80	-	-	ns
Pulse Width High	tCCKH	80	-	-	ns
CDTI Setup Timing	tCDS	40	-	-	ns
CDTI Hold Timing	tCDH	40	-	-	ns
CSN "H" Time	tCSW	150	-	-	ns
CSN "↓" to CCLK "↑"	tCSS	50	-	-	ns
CCLK "↑" to CSN "↑"	tCSH	50	-	-	ns
Control Interface Timing (I²C Bus mode): (Figure 27)					
SCL CLOCK Frequency	fSCL	-	-	400	kHz
Bus Free Time Between Transmissions	tBUF	1.3	-	-	μs
Start Condition Hold Tune (Prior to First Clock Pulse)	tHD STA	0.6	-	-	μs
Clock Low Time	tLow	1.3	-	-	μs
Clock High Time	tHIGH	0.6	-	-	μs
Setup Time for Repeated Start Condition	tSU STA	0.6	-	-	μs
SDA Hold Time from SCL Falling (Note 21)	tHD DAT	0	-	-	μs
SDA Setup Time from SCL Rising	tSU DAT	0.1	-	-	μs
Rise Time of Both SDA and SCL Lines	tR	-	-	1.0	μs
Fall Time of Both SDA and SCL Lines	tF	-	-	0.3	μs
Setup Time for Stop Condition	tSU STO	0.6	-	-	μs
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0	-	50	ns
Capacitive Load on Bus	C _b	-	-	400	pF
Power Down & Reset Timing (Figure 28)					
PDN Pulse Width (Note 22)	tPD	150	-	-	ns
PDN Reject Pulse Width (Note 22)	tRPD	-	-	30	ns
PDN "↑" to SDTO1-4 valid (Note 23)	tPDV	-	583	-	1/fs

Note 21. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.

Note 22. The AK5556 can be reset by setting the PDN pin to "L" upon power-up. The PDN pin must hold "L" for more than 150 ns for a certain reset. The AK5556 is not reset by the "L" pulse less than 30 ns.

Note 23. This cycle is the number of LRCK rising edges from the PDN pin = "H".