



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

**AK7735****Dual DSP with 4chADC + 4chDAC + 4chSRC****1. General Description**

The AK7735 is a highly integrated digital signal processor, including a 24-bit stereo ADC with MIC gain amplifiers, a 24-bit stereo ADC with input selector, two 32-bit stereo DACs, 2 stereo sampling rate convertors supporting the sampling frequency up to 192kHz and dual DSPs for Audio/HF process. Each DSP has 3072step/fs (when fs=48kHz) parallel processing power. As the AK7735 is a RAM based DSP, it is freely programmable for user requirements, such as acoustic effects and proprietary high performance hands-free function. The AK7735 is available in a 48-pin LQFP package.

2. Features **Dual DSP: (DSP1 and DSP2 have the same specification. Memory areas are shared by them)**

- Word length: 28-bit (Simple floating point supported)
- Instruction cycle: Max. 6.8ns (3072fs at fs=48kHz)
- Multiplier: 24 x 24 → 48-bit (Double precision arithmetic available)
- Divider: 24 / 24 → 24-bit (Floating point normalization function)
- ALU: 52-bit Arithmetic Operation (with 4bits overflow margin)
- Program RAM: 4096-word x 36-bit
- Coefficient RAM: 6144-word x 24-bit
- Data RAM: 4096-word x 28-bit
- Delay RAM: 12288-word x 28-bit
- JX pins (Interrupt)
- Independent Power Management Function for DSP1, DSP2

 ADC1: 24-bit Stereo ADC with MIC Gain Amplifiers

- Sampling Frequency: fs = 8kHz ~ 192kHz
- Channel Independent Analog Gain Amplifiers (0~18dB(2dB Step), 18~36dB(3dB Step))
- Differential Input or Single-ended Input
- ADC Characteristics S/N: 106dB (fs=48kHz, Differential Input, MIC Gain=0dB)
- Channel Independent Digital Volume Control (24dB ~ -103dB, 0.5dB Step, Mute)
- Digital HPF for DC Offset Cancelling
- Low Noise MIC Power Output: 1ch
- 4 types of Digital Filter for Sound Color Selection

 ADC2: 24-bit Stereo ADC with Input Selector

- Sampling Frequency: fs = 8kHz ~ 192kHz
- Analog Input Selector: Differential Input x1 or Single-ended Input x2,
- ADC Characteristics S/N: 106dB (fs=48kHz, Differential Input)
- Channel Independent Digital Volume (24dB ~ -103dB, 0.5dB Step, Mute)
- Digital HPF for DC Offset Cancelling
- 4 types of Digital Filter for Sound Color Selection

DAC: Advanced 32bit DAC

- 2ch x 2
- Sampling Frequency: $f_s = 8\text{kHz} \sim 192\text{kHz}$
- Single-ended Output
- DAC Characteristics S/N: 108dB ($f_s=48\text{kHz}$)
- Channel Independent Digital Volume Control (12dB ~ -115dB, 0.5dB Step, Mute)
- 4 types of Digital Filter for Sound Color Selection

 SRC:

- 2ch x 2
- FSI = 8kHz ~ 192kHz, FSO = 8kHz ~ 192kHz (FSO/FSI = 0.167 ~ 6.0)

 Digital Interfaces

- Digital Input Port x 4 (Max 32ch, in TDM mode)
- Digital Output Port x 4 (Max 32ch, in TDM mode)
- Independent LRCK/BICK port x 3
- Data Format: MSB 32, 24bit / LSB 24, 20, 16bit / I²S
- PCM Short / Long Frame Supported
- TDM Format Supported (Max:8ch / 256fs, $f_s=96\text{kHz}$)

 PLL Circuit **μP Interface: SPI(Max 6MHz) / I²C(400kHz Fast Mode, 1MHz Fast Mode Plus)** **Power Supply:**

- Analog: AVDD: 3.0V ~ 3.6V (Typ. 3.3V)
- Digital: LVDD: 3.0V ~ 3.6V (Typ. 3.3V) (3.3V → 1.2V regulator integrated)
- I/F VDD33: 3.0V ~ 3.6V (Typ. 3.3V)
- TVDD: 1.7V ~ 3.6V (Typ. 3.3V)

 Operating Temperature Range:

AK7735VQ: Ta = -40 ~ 85°C

AK7735EQ: Ta = -20 ~ 85°C

 Package: 48-pin LQFP (7mm x 7mm, 0.5mm pitch)

3. Table of Contents

1.	General Description	1
2.	Features	1
3.	Table of Contents	3
4.	Block Diagrams	5
	■ Block Diagram	5
	■ DSP Block Diagram.....	6
5.	Pin Configurations and Functions	7
	■ Pin Configurations.....	7
	■ Pin Functions.....	8
	■ Handling of Unused Pins.....	11
	■ Internal Pulled-down Pins Status	11
	■ Power-down Status of Output Pins	12
6.	Absolute Maximum Ratings	13
7.	Recommended Operating Conditions	13
8.	Electrical Characteristics.....	14
	■ Analog Characteristics	14
	■ Power Consumption.....	19
9.	Digital Filter Characteristics	20
	■ ADC Block	20
	■ DAC Block	24
	■ SRC Block	28
10.	DC Characteristics	30
11.	Switching Characateristics.....	31
	■ System Clock	31
	■ Power Down	31
	■ Serial Data Interface (SDIN1 ~ SDIN4, SDOUT1 ~ SDOUT4).....	32
	■ SPI Interface.....	35
	■ I ² C Interface.....	37
12.	Functional Descriptions.....	38
	■ System Clock	38
	■ Audio HUB.....	40
	■ Audio Data Path Setting	46
	■ Power-up Sequence.....	64
	■ VREG (Internal Circuit Drive Regulator)	65
	■ Power-down and Reset.....	66
	■ RAM Clear	68
	■ STO pin Output Status	69
	■ µP Interface Setting and Pin Statuses	70
	■ SPI Interface.....	71
	■ I ² C Interface.....	85
	■ Simple Write Error Check.....	90
	■ DSP Block	91
	■ Analog Input Block	94
	■ ADC Block	97
	■ DAC Block	102
	■ SRC Block	107
	■ Register Map	113
	■ Register Definitions	116
13.	Recommended External Circuits	135
	■ Connection Diagram	135

■ Peripheral Circuit.....	137
14. Package	139
■ Outline Dimensions	139
■ Material and Lead Finish.....	139
■ Marking.....	140
15. Ordering Guide.....	141
16. Revision History	141
IMPORTANT NOTICE	142

4. Block Diagrams

■ Block Diagram




Figure 1. Block Diagram

■ DSP Block Diagram





Figure 2. DSP Block Diagram

Note

- * 1. Coefficient RAM, Data RAM, Delay RAM, Program RAM areas are shared by DSP1 and DSP2 and the sizes are configurable by control registers.

5. Pin Configurations and Functions

■ Pin Configurations



■ Pin Functions

No.	Pin Name	I/O	Function	Supply Power
1	AOUT2R	O	DAC2 Rch Analog Output Pin This pin outputs "Hi-Z" during power-down state.	AVDD
2	AOUT2L	O	DAC2 Lch Analog Output Pin This pin outputs "Hi-Z" during power-down state.	AVDD
3	TESTI	I	Test Input Pin It must be tied "L".	VDD33
4	LRCK3	I/O	LR Channel Select Clock 3 Pin	VDD33
5	SDOUT4	O	Serial Data Output 4 Pin	VDD33
	GPO2	O	GPO Output 2 Pin (GPO Output of DSP2)	
6	BICK3	I/O	Serial Bit Clock 3 Pin	VDD33
7	SDOUT3	O	Serial Data Output 3 Pin	VDD33
	CLKO	O	Master Clock Output Pin	
	GPO1	O	GPO Output 1 Pin (GPO Output of DSP1)	
8	SDIN3	I	Serial Data Input 3 Pin	VDD33
	JX3	I	External Conditional Jump Input 3 Pin	
9	SDIN4	I	Serial Data Input 4 Pin	VDD33
10	DVSS1	-	Digital Ground 1 Pin 0V	-
11	VDD33	-	Digital I/F Power Supply Pin 3.0~3.6V (typ.3.3V)	-
12	XTI	I	Crystal Oscillator Input Pin When using a crystal oscillator, connect it between XTI and XTO. When not using XTI pin, leave this pin open.	VDD33
13	XTO	O	Crystal Oscillator Output Pin When using a crystal oscillator, connect it between XTI and XTO. When not using a crystal oscillator, leave this pin open.	VDD33
14	SDIN2	I	Serial Data Input 2 Pin	TVDD
	JX0	I	External Conditional Jump Input 0 Pin	
15	LRCK2	I/O	LR Channel Select Clock 1 Pin	TVDD
	JX1	I	External Conditional Jump Input 1 Pin	
16	BICK2	I/O	Serial Bit Clock 2 Pin	TVDD
	JX2	I	External Conditional Jump Input 2 Pin	
17	SDIN1	I	Serial Data Input 1 Pin	TVDD
18	LRCK1	I/O	LR Channel Select Clock 1 Pin	TVDD
19	BICK1	I/O	Serial Bit Clock 1 Pin	TVDD
20	SDOUT1	O	Serial Data Output 1 Pin	TVDD
	RDY	O	RDY Signal Output Pin	
21	TVDD	-	Digital I/F Power Supply Pin 1.7~3.6V (typ.3.3V)	-
22	DVSS2	-	Digital Ground 2 Pin 0V	-

No.	Pin Name	I/O	Function	Supply Power
23	STO	O	Status Output Pin This pin outputs "L" during power-down state.	TVDD
	RDY	O	RDY Signal Output Pin	
	SDOUT2	O	Serial Data Output 2 Pin	
24	CSN	I	SPI Mode SPI I/F Chip Select Pin During power-down state or when SPI I/F is not in use, leave this pin "H" level.	TVDD
		I	I ² C Mode I ² C I/F Chip Address Pin This pin must be pulled up or pulled down.	
25	SO	O	Serial Data Output Pin for SPI I/F This pin outputs "Hi-Z" during power-down state. This pin must be pulled up or pulled down.	TVDD
	SDA	I/O	Serial Data In/Output Pin for I ² C I/F This pin outputs "Hi-Z" during power-down state.	
26	SCLK	I	Serial Data Clock Input Pin for SPI I/F	TVDD
	SCL	I	Serial Data Clock Input Pin for I ² C I/F	
27	SI	I	Serial Data Input Pin for SPI I/F	TVDD
	I2CFIL	I	I ² C I/F Mode Select Input Pin I2CFIL = "L": Fast Mode (400kHz) I2CFIL = "H": Fast Mode Plus (1MHz) (should be fixed to TVDD2)	
28	PDN	I	Power-down Pin Use this pin to power down the AK7735. The PDN pin should be held "L" when power is supplied.	TVDD
29	AVDRV	O	VREG Output Pin Connect a 2.2uF($\pm 30\%$) ceramic capacitor between this pin and DVSS3. Do not connect this pin to an external circuit.	LVDD
30	DVSS3	-	Digital Ground 3 Pin 0V	-
31	LVDD	-	Digital Core Power Supply Pin 3.0~3.6V (typ.3.3V)	-

No.	Pin Name	I/O	Function	Supply Power
32	AIN2RN	I	ADC2 Rch Inverted Differential Input 2 Pin	AVDD
	AIN4R	I	ADC2 Rch Single-ended Input 4 Pin	
33	AIN2RP	I	ADC2 Rch Non-inverted Differential Input 2 Pin	AVDD
	AIN3R	I	ADC2 Rch Single-ended Input 3 Pin	
34	AIN2LN	I	ADC2 Lch Inverted Differential Input 2 Pin	AVDD
	AIN4L	I	ADC2 Lch Single-ended Input 4 Pin	
35	AIN2LP	I	ADC2 Lch Non-inverted Differential Input 2 Pin	AVDD
	AIN3L	I	ADC2 Lch Single-ended Input 3 Pin	
36	INN2	I	ADC1 Rch Inverted Differential Input 2 Pin	AVDD
37	AIN1R	I	ADC1 Rch Single-ended Input 1 Pin	AVDD
	INP2	I	ADC1 Rch Non-inverted Differential Input 2 Pin	
38	INN1	I	ADC1 Lch Inverted Differential Input 1 Pin	AVDD
39	AIN1L	I	ADC1 Lch Single-ended Input 1 Pin	AVDD
	INP1	I	ADC1 Lch Non-inverted Differential Input 1 Pin	
40	MPREF	O	Ripple Filter Pin for Microphone Power Supply Connect a 1uF ceramic capacitor between this pin and AVSS. Do not connect this pin to an external circuit.	AVDD
41	MPWR	O	Power Supply Output Pin for Microphone This pin outputs "Hi-Z" during power-down state.	AVDD
42	AVDD	-	Analog Power Supply Pin 3.0~3.6V (typ.3.3V)	-
43	AVSS	-	Analog Ground Pin 0V	-
44	VCOM	O	Analog Common Voltage Output Pin Connect a 2.2uF ceramic capacitor between this pin and AVSS. Do not connect this pin to an external circuit. This pin outputs "L" during power-down state.	AVDD
45	VREFH	I	Analog High-level Reference Voltage Input Pin Connect this pin to AVDD.	AVDD
46	VREFL	I	Analog Low-level Reference Voltage Input Pin Connect this pin to AVSS.	AVDD
47	AOUT1R	O	DAC1 Rch Analog Output Pin This pin outputs "Hi-Z" during power-down state.	AVDD
48	AOUT1L	O	DAC1 Lch Analog Output Pin This pin outputs "Hi-Z" during power-down state.	AVDD

■ Handling of Unused Pins

Unused I/O pins must be connected appropriately.

Classification	Pin Name	Setting
Analog	MPREF, MPWR, AIN1L/INP1, INN1, AIN1R/INP2, INN2, AIN2LP/AIN3L, AIN2LN/AIN4L, AIN2RP/AIN3R, AIN2RN/AIN4R, AOUT1L, AOUT1R, AOUT2L, AOUT2R	Open
Digital	XTI, XTO, SDOUT1/RDY, STO/RDY/SDOUT2, SDOUT3/CLKO/GPO1, SDOUT4/GPO2	Open
	SDIN4, SDIN3/JX3, SDIN2/JX0, SDIN1, LRCK1, BICK1, LRCK2/JX1, BICK2/JX2, LRCK3, BICK3, TESTI	Connect to DVSS1/DVSS2

Table 1. Handling of Unused Pins

■ Internal Pulled-down Pins Status

No.	Pin Name	Power Down Status PDN pin = "L"	Power Down Release PDN pin = "H" (Slave mode)	Power Down Release PDN pin = "H" (Master mode)
3	TESTI	Pulled-down (25kΩ)	Pulled-down (25kΩ)	Pulled-down (25kΩ)
18	LRCK1	Pulled-down (50kΩ)	Input (Pulled-down) (46 kΩ)	Output
19	BICK1	Pulled-down (50kΩ)	Input (Pulled-down) (46 kΩ)	Output
15	LRCK2/JX1	Pulled-down (50kΩ)	Input (Pulled-down) (46 kΩ)	Output
16	BICK2/JX2	Pulled-down (50kΩ)	Input (Pulled-down) (46 kΩ)	Output
4	LRCK3	Pulled-down (50kΩ)	Input (Pulled-down) (46 kΩ)	Output
6	BICK3	Pulled-down (50kΩ)	Input (Pulled-down) (46 kΩ)	Output
20	SDOUT1/RDY	Pulled-down (50kΩ)	Output	Output
23	STO/RDY/SDOUT2	Pulled-down (50kΩ)	Output	Output
7	SDOUT3/CLKO/GPO1	Pulled-down (50kΩ)	Output	Output
5	SDOUT4/GPO2	Pulled-down (50kΩ)	Output	Output
29	AVDRV	Pulled-down (70Ω)	Output	Output

Table 2. Internal Pulled-down Pins Status

Note

* 2. Typical resistance value when LVDD=TVDD=VDD33=3.3V.

■ Power-down Status of Output Pins

No	Pin Name	I/O	Power-down Status	No	Pin Name	I/O	Power-down Status
44	VCOM	O	"L" Output	4	LRCK3	I/O	Input
40	MPREF	O	"L" Output	6	BICK3	I/O	Input
41	MPWR	O	"Hi-Z" Output	25	SO/SDA	I/O	"Hi-Z" Output
48	AOUT1L	O	"Hi-Z" Output	20	SDOUT1/RDY	O	"L" Output (Pulled-down)
47	AOUT1R	O	"Hi-Z" Output	23	STO/RDY/SDOUT2	O	"L" Output (Pulled-down)
2	AOUT2L	O	"Hi-Z" Output	7	SDOUT3/CLK0/GPO1	O	"L" Output (Pulled-down)
1	AOUT2R	O	"Hi-Z" Output	5	SDOUT4/GPO2	O	"L" Output (Pulled-down)
18	LRCK1	I/O	Input	13	XTO	O	"Hi-Z" Output
19	BICK1	I/O	Input	29	AVDRV	O	"L" Output (Pulled-down)
15	LRCK2/JX1	I/O	Input				
16	BICK2/JX2	I/O	Input				

Table 3. Power-down Status of Output Pins

6. Absolute Maximum Ratings

(AVSS=DVSS1=DVSS2=DVSS3=0V * 3)

Parameter	Symbol	Min.	Max.	Unit
Power Supplies				
Analog	AVDD	-0.3	4.3	V
Digital1(Core)	LVDD	-0.3	4.3	V
Digital2(I/F)	TVDD	-0.3	4.3	V
Digital3(I/F)	VDD33	-0.3	4.3	V
Difference (AVSS, DVSS1, DVSS2, DVSS3) * 3	ΔGND	-0.3	0.3	V
Input Current (except power supply pins)	IIN	—	±10	mA
Analog Input Voltage * 4	VINA	-0.3	(AVDD+0.3) or 4.3	V
Digital Input Voltage * 5	VIND1	-0.3	(TVDD+0.3) or 4.3	V
Digital Input Voltage * 6	VIND2	-0.3	(VDD33+0.3) or 4.3	V
Ambient Temperature (AK7735VQ)	Ta	-40	85	°C
Ambient Temperature (AK7735EQ)	Ta	-20	85	°C
Storage Temperature	Tstg	-65	150	°C

Notes

- * 3. All voltages are with respect to ground. AVSS and DVSS1-3 must be connected to the same ground.
- * 4. The maximum analog input voltage is smaller value between (AVDD+0.3)V and 4.3V.
- * 5. The maximum digital input voltage of SDIN1, SDIN2/JX0, LRCK1, BICK1, LRCK2/JX1, BICK2/JX2, PDN, SCLK/SCL, CSN and SI/I2CFIL pins is smaller value between (TVDD+0.3)V and 4.3V.
- * 6 . The maximum digital input voltage of SDIN3/JX3, SDIN4, LRCK3, BICK3, TESTI and XTI pins is smaller value between (VDD33+0.3)V and 4.3V.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

7. Recommended Operating Conditions

(AVSS=DVSS1=DVSS2=DVSS3=0V * 3)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supplies					
Analog	AVDD	3.0	3.3	3.6	V
Digital1(Core)	LVDD	3.0	3.3	3.6	V
Digital2(I/F)	TVDD	1.7	3.3	3.6	V
Digital3(I/F)	VDD33	3.0	3.3	3.6	V
Difference1	AVDD – LVDD	-0.1	0	0.1	V
Difference2	AVDD – VDD33	-0.1	0	0.1	V
Difference3	LVDD – VDD33	-0.1	0	0.1	V
Difference4	LVDD – TVDD	-0.1	-	-	V

Notes

- * 7. The power-up sequence with AVDD, DVDD, TVDD and VDD33 is not critical. The PDN pin should be held "L" when power is supplied. The PDN pin is allowed to be "H" after all power supplies are applied and settled.
- * 8. Do not turn off the power supply of the AK7735 with the power supply of the peripheral device turned on. When using the I²C interface, pull-up resistors of SDA and SCL pins should be connected to TVDD or less voltage.

WARNING: AKM assumes no responsibility for the usage beyond the conditions in the datasheet.

8. Electrical Characteristics

■ Analog Characteristics

1. MIC AMP

(Ta=25°C; AVDD=LVDD=TVDD=VDD33=3.3V; AVSS=DVSS1=DVSS2=DVSS3=0V;
ADC1VL/R bits="0")

Parameter		Min.	Typ.	Max.	Unit
Input Impedance		14	20	26	kΩ
MIC AMP	MGNL[3:0]bits=0h, MGNR[3:0]bits=0h	-1	0	1	dB
	MGNL[3:0]bits=1h, MGNR[3:0]bits=1h	1	2	3	
	MGNL[3:0]bits=2h, MGNR[3:0]bits=2h	3	4	5	
	MGNL[3:0]bits=3h, MGNR[3:0]bits=3h	5	6	7	
	MGNL[3:0]bits=4h, MGNR[3:0]bits=4h	7	8	9	
	MGNL[3:0]bits=5h, MGNR[3:0]bits=5h	9	10	11	
	MGNL[3:0]bits=6h, MGNR[3:0]bits=6h	11	12	13	
	MGNL[3:0]bits=7h, MGNR[3:0]bits=7h	13	14	15	
	MGNL[3:0]bits=8h, MGNR[3:0]bits=8h	15	16	17	
	MGNL[3:0]bits=9h, MGNR[3:0]bits=9h	17	18	19	
	MGNL[3:0]bits=Ah, MGNR[3:0]bits=Ah	20	21	22	
	MGNL[3:0]bits=Bh, MGNR[3:0]bits=Bh	23	24	25	
	MGNL[3:0]bits=Ch, MGNR[3:0]bits=Ch	26	27	28	
	MGNL[3:0]bits=Dh, MGNR[3:0]bits=Dh	29	30	31	
	MGNL[3:0]bits=Eh, MGNR[3:0]bits=Eh	32	33	34	
	MGNL[3:0]bits=Fh, MGNR[3:0]bits=Fh	35	36	37	

2. MIC Bias Output

(Ta=25°C; AVDD=LVDD=TVDD=VDD33=3.3V; AVSS=DVSS1=DVSS2=DVSS3=0V;
Measurement Frequency =20Hz~20kHz)

Parameter	Min.	Typ.	Max.	Unit
Output Voltage * 9	2.3	2.5	2.7	V
Load Resistance	2			kΩ
Load Capaitance			30	pF
Output Noise (A-weighted)		-114	-108	dBV

Note

* 9. Output voltage is proportional to AVDD (0.76 x AVDD).

3. MIC AMP + ADC1

(Ta=25°C; AVDD=LVDD=TVDD=VDD33=3.3V; AVSS=DVSS1=DVSS2=DVSS3=0V; Signal Frequency =1kHz; 24bit Data; BICK=64fs; @fs=48kHz, Measurement Frequency BW=20Hz ~ 20kHz; @fs=96kHz,192kHz, BW=20Hz ~ 40kHz; ADC1VL/R bits="0"; MGNL/R[3:0] bits=0h (0dB); Differential Input, Unless otherwise specified.)

MIC AMP + ADC1	Parameter		Min.	Typ.	Max.	Unit	
	Resolution				24	Bit	
	Input Full Scale Voltage * 10	Differential Input	* 13	±2.1	±2.3	±2.5	
		Differential Input	* 14	±0.264	±0.290	±0.315	
		Differential Input	* 15	±2.55	±2.83	±3.11	
	Input Full Scale Voltage * 11	Single-ended Input	* 13	2.1	2.3	2.5	
		Single-ended Input	* 14	0.264	0.290	0.315	
		Single-ended Input	* 15	2.55	2.83	3.11	
	S/(N+D) (-1dBFS)	fs=48kHz	* 13	85	95		
		fs=48kHz	* 14		87		
		fs=96kHz	* 13		92		
		fs=96kHz	* 14		84		
		fs=192kHz	* 13		92		
		fs=192kHz	* 14		84		
	Dynamic Range (-60dBFS)	fs=48kHz (A-weighted)	* 13	98	106		
		fs=48kHz (A-weighted)	* 14		95		
		fs=96kHz	* 13		99		
		fs=96kHz	* 14		89		
		fs=192kHz	* 13		99		
		fs=192kHz	* 14		89		
	S/N	fs=48kHz (A-weighted)	* 13	98	106		
		fs=48kHz (A-weighted)	* 14		95		
		fs=96kHz	* 13		99		
		fs=96kHz	* 14		89		
		fs=192kHz	* 13		99		
		fs=192kHz	* 14		89		
Inter-Channel Isolation		* 12	90	105		dB	
Channel Gain Mismatch				0.0	0.3	dB	
CMRR * 16			60	80		dB	

Notes

- * 10. INP1, INN1, INP2 and INN2 pins
- * 11. AIN1L and AIN1R pins
- * 12. Inter-channel isolation with -1dBFS signal input.
- * 13. ADC1VL/R bits = "0", MGNL/R[3:0] bits = 0h (0dB). Input full-scale voltage is proportional to AVDD (0.7 x AVDD).
- * 14. ADC1VL/R bits = "0", MGNL/R[3:0] bits = 9h (+18dB). Input full-scale voltage is proportional to AVDD (0.088 x AVDD).
- * 15. ADC1VL/R bits = "1", MGNL/R[3:0] bits = 0h (0dB). Input full-scale voltage is proportional to AVDD (0.86 x AVDD).
- * 16. Common mode rejection ratio when inputting 1kHz, 100mVpp sine wave to both differential inputs. The value refers to the case when input a 1kHz, ±100mVpp sine wave as differential input.

4. ADC2

(Ta=25°C; AVDD=LVDD=TVDD=VDD33=3.3V; AVSS=DVSS1=DVSS2=DVSS3=0V; Signal Frequency =1kHz; 24bit Data; BICK=64fs; @fs=48kHz, Measurement Frequency BW=20Hz ~ 20kHz; @fs=96kHz,192kHz, BW=20Hz ~ 40kHz; ADC2VL/R bits="0"; Differential Input, Unless otherwise specified.)

ADC2	Parameter	Min.	Typ.	Max.	Unit
	Resolution			24	bit
	Input Impedance	14	20	26	kΩ
	Input Full Scale Voltage * 17	Differential Input * 19	±2.1	±2.3	±2.5
		Differential Input * 20	±2.55	±2.83	±3.11
	Input Full Scale Voltage * 18	Single-ended Input * 19	2.1	2.3	2.5
		Single-ended Input * 20	2.55	2.83	3.11
	fs=48kHz	85	95		dB
	S/(N+D) (-1dBFS)	fs=96kHz	92		
		fs=192kHz	92		
	Dynamic Range (-60dBFS)	fs=48kHz (A-weighted)	98	106	dB
		fs=96kHz	99		
		fs=192kHz	99		
	S/N	fs=48kHz (A-weighted)	98	106	dB
		fs=96kHz	99		
		fs=192kHz	99		
Inter-Channel Isolation * 12		90	105		dB
Channel Gain Mismatch			0.0	0.3	dB
CMRR * 16		60	80		dB

Notes

- * 17. AIN2LP, AIN2LN, AIN2RP and AIN2RN pins
- * 18. AIN3L, AIN3R, AIN4L and AIN4R pins
- * 19. ADC2VL/R bits = "0". Input full-scale voltage is proportional to AVDD (0.7 x AVDD).
- * 20. ADC2VL/R bits = "1". Input full-scale voltage is proportional to AVDD (0.86 x AVDD).

5. DAC

(Ta=25°C; AVDD=LVDD=TVDD=VDD33=3.3V; AVSS=DVSS1=DVSS2=DVSS3=0V; Signal Frequency =1kHz; 32bit Data; BICK=64fs; @fs=48kHz, Measurement Frequency BW=20Hz ~ 20kHz; @fs=96kHz,192kHz, Measurement Frequency BW=20Hz ~ 40kHz)

Parameter		Min.	Typ.	Max.	Unit
Resolution				32	bit
Output Voltage	* 21	2.55	2.83	3.11	Vpp
S/(N+D) (0dBFS)	fs=48kHz	80	91		dB
	fs=96kHz		89		
	fs=192kHz		89		
Dynamic Range (-60dBFS)	fs=48kHz (A-weighted)	100	108		dB
	fs=96kHz		101		
	fs=192kHz		101		
S/N	fs=48kHz (A-weighted)	100	108		dB
	fs=96kHz		101		
	fs=192kHz		101		
Inter-Channel Isolation (fin=1kHz)	* 22	90	110		dB
Channel Gain Mismatch			0.0	0.7	dB
Load Resistance	* 23	10			kΩ
Load Capaitance				30	pF

Notes

- * 21. The output voltage when 0dBFS signal input. The output voltage is proportional to AVDD (0.86 x AVDD).
- * 22. Inter-channel isolation between each DAC of Lch and Rch with 0dBFS signal input. (AOUT1L and AOUT1R, and AOUT2L and AOUT2R)
- * 23. to AC load

6. SRC

(Ta=25°C; AVDD=LVDD=TVDD=VDD33=3.3V; AVSS=DVSS1=DVSS2=DVSS3=0V; Signal Frequency =1kHz; 24bit Data; Measurement Frequency BW=20Hz ~ FSO/2)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Resolution				24	bit
Input Sample Rate	FSI	8		192	kHz
Output Sample Rate	FSO	8		192	kHz
THD+N (Input=1kHz, 0dBFS)					
Audio Mode (SRCFAUD bit = "1", SRCFEC bit = "0")					
FSO/FSI=192kHz/48kHz			-122		dB
FSO/FSI=44.1kHz/48kHz			-125		dB
FSO/FSI=48kHz/88.2kHz			-122		dB
FSO/FSI=48kHz/96kHz			-133		dB
FSO/FSI=44.1kHz/96kHz			-116		dB
FSO/FSI=48kHz/192kHz			-133		dB
FSO/FSI=8kHz/48kHz			-130		dB
Voice Mode (SRCFAUD bit = "0", SRCFEC bit = "0")					
FSO/FSI=24kHz/32kHz			-95		dB
FSO/FSI=16kHz/24kHz			-98		dB
FSO/FSI=24kHz/44.1kHz			-78		dB
FSO/FSI=16kHz/44.1kHz			-69		dB
FSO/FSI=8kHz/32kHz			-130		dB
Dynamic Range (Input=1kHz, -60dBFS)					
Audio Mode (SRCFAUD bit = "1", SRCFEC bit = "0")					
FSO/FSI=192kHz/48kHz			132		dB
FSO/FSI=44.1kHz/48kHz			136		dB
FSO/FSI=48kHz/88.2kHz			136		dB
FSO/FSI=48kHz/96kHz			135		dB
FSO/FSI=44.1kHz/96kHz			136		dB
FSO/FSI=48kHz/192kHz			136		dB
FSO/FSI=8kHz/48kHz			130		dB
Voice Mode (SRCFAUD bit = "0", SRCFEC bit = "0")					
FSO/FSI=24kHz/32kHz			134		dB
FSO/FSI=16kHz/24kHz			137		dB
FSO/FSI=24kHz/44.1kHz			132		dB
FSO/FSI=16kHz/44.1kHz			128		dB
FSO/FSI=8kHz/32kHz			130		dB
Dynamic Range (Input=1kHz, -60dBFS, A-weighted)					
FSO/FSI=44.1kHz/48kHz		-	137	-	dB
Ratio between Input and Output Sample Rate	FSO/FSI	0.167		6	-

■ Power Consumption

(Ta=25°C; AVDD=LVDD=VDD33=3.0~3.6V(Typ=3.3V, Max=3.6V); TVDD=1.7~3.6V(Typ=3.3V, Max=3.6V); AVSS=DVSS1=DVSS2=DVSS3=0V; fs=192kHz; BICK=64fs; Master Mode; SDOUT1~4/LRCK1~3/BICK1~3=Output; C_L=20pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power-Up * 24 (PDN pin = "H")	AVDD		23	33	mA
	LVDD		55	98	mA
	TVDD		4	6	mA
	VDD33		5	8	mA
Power-Down (PDN pin = "L")	AVDD		0.01		mA
	LVDD		0.01		mA
	TVDD		0.01		mA
	VDD33		0.01		mA

Note

* 24. The current of LVDD changes depending on the system frequency and contents of DSP program.

9. Digital Filter Characteristics
--

■ ADC Block

(Ta=-40 ~ 85°C; AVDD=3.0~3.6V; LVDD=3.0~3.6V; TVDD=1.7~3.6V; VDD33=3.0~3.6V;
AVSS=DVSS1=DVSS2=DVSS3=0V)

1. Sharp Roll-Off Filter (ADSD bit = “0”, ADSL bit = “0”)

fs=48kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHARP ROLL-OFF					
Passband * 25	0dB ~ -0.06dB	PB	0		kHz
	-3.0dB	PB		23.7	kHz
Stopband * 25	SB	27.8			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~20kHz	ΔGD		0		1/fs
Group Delay * 26	GD		20		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	0.9		Hz

fs=96kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHARP ROLL-OFF					
Passband * 25	0dB ~ -0.06dB	PB	0		kHz
	-3.0dB	PB		47.5	kHz
Stopband * 25	SB	55.6			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	ΔGD		0		1/fs
Group Delay * 26	GD		20		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	1.9		Hz

fs=192kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHARP ROLL-OFF					
Passband * 25	0dB ~ -0.04dB	PB	0		kHz
	-3.0dB	PB		96.0	kHz
Stopband * 25	SB	122.9			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	ΔGD		0		1/fs
Group Delay * 26	GD		16		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	3.8		Hz

2. Slow Roll-Off Filter (ADSD bit = "0", ADSL bit = "1")

fs=48kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SLOW ROLL-OFF					
Passband * 25	0dB ~ -0.074dB	PB	0	12.5	kHz
	-3.0dB	PB	19.2		kHz
Stopband * 25	SB	36.5			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~20kHz	ΔGD		0		1/fs
Group Delay * 26	GD		8		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	0.9		Hz

fs=96kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SLOW ROLL-OFF					
Passband * 25	0dB ~ -0.074dB	PB	0	25	kHz
	-3.0dB	PB	38.5		kHz
Stopband * 25	SB	73.0			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	ΔGD		0		1/fs
Group Delay * 26	GD		8		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	1.9		Hz

fs=192kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SLOW ROLL-OFF					
Passband * 25	0dB ~ -0.1dB	PB	0	31.1	kHz
	-3.0dB	PB	62.3		kHz
Stopband * 25	SB	145.9			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	ΔGD		0		1/fs
Group Delay * 26	GD		9		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	3.8		Hz

3. Short Delay Sharp Roll-Off Filter (ADSD bit = "1", ADSL bit = "0")

fs=48kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHORT DELAY SHARP ROLL-OFF					
Passband * 25	0dB ~ -0.06dB	PB	0	22.1	kHz
	-3.0dB	PB	23.7		kHz
Stopband * 25	SB	27.8			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~20kHz	Δ GD			2.6	1/fs
Group Delay * 26	GD		6		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	0.9		Hz

fs=96kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHORT DELAY SHARP ROLL-OFF					
Passband * 25	0dB ~ -0.06dB	PB	0	44.2	kHz
	-3.0dB	PB	47.5		kHz
Stopband * 25	SB	55.6			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	Δ GD			2.6	1/fs
Group Delay * 26	GD		6		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	1.9		Hz

fs=192kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHORT DELAY SHARP ROLL-OFF					
Passband * 25	0dB ~ -0.04dB	PB	0	83.7	kHz
	-3.0dB	PB	96.0		kHz
Stopband * 25	SB	122.9			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	Δ GD			0.2	1/fs
Group Delay * 26	GD		7		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	3.8		Hz

4. Short Delay Slow Roll-Off Filter (ADSD bit = "1", ADSL bit = "1")

fs=48kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHORT DELAY SLOW ROLL-OFF					
Passband * 25	0dB ~ -0.074dB	PB	0	12.5	kHz
	-3.0dB	PB	19.2		kHz
Stopband * 25	SB	36.5			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~20kHz	ΔGD			2.6	1/fs
Group Delay * 26	GD		6		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	0.9		Hz

fs=96kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHORT DELAY SLOW ROLL-OFF					
Passband * 25	0dB ~ -0.074dB	PB	0	25	kHz
	-3.0dB	PB	38.5		kHz
Stopband * 25	SB	73.0			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	ΔGD			2.6	1/fs
Group Delay * 26	GD		6		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	1.9		Hz

fs=192kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHORT DELAY SLOW ROLL-OFF					
Passband * 25	0dB ~ -0.1dB	PB	0	31.1	kHz
	-3.0dB	PB	63.2		kHz
Stopband * 25	SB	145.9			kHz
Stopband Attenuation	SA	85.0			dB
Group Delay Distortion : 0Hz~40kHz	ΔGD			0.5	1/fs
Group Delay * 26	GD		7		1/fs
ADC Digital Filter(HPF)					
Frequency Response	-3.0dB	FR	3.8		Hz

Notes

- * 25. The passband and stopband frequencies are proportional to fs (sampling rate). High-pass filter characteristics are not included. A reference value of each gain amplitude is the maximum value of frequency response.
- * 26. Delay time caused by the digital filter calculation. This time is measured from an analog signal input until 24-bit data of both channels are set into the output register. It includes group delay by HPF.

■ DAC Block

(Ta=-40 ~ 85°C; AVDD=3.0~3.6V; LVDD=3.0~3.6V; TVDD=1.7~3.6V; VDD33=3.0~3.6V;
AVSS=DVSS1=DVSS2=DVSS3=0V)

1. Sharp Roll-Off Filter (DASD bit = “0”, DASL bit = “0”)

fs=48kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHARP ROLL-OFF					
Passband * 27	±0.05dB	PB	0		21.7 kHz
	-3.0dB	PB		23.4	kHz
Passband Ripple * 28	PR	-0.0032		0.0032	dB
Stopband * 27	SB	26.3			kHz
Stopband Attenuation * 30, * 31	SA	80.0			dB
Group Delay * 29	GD		27.3		1/fs
Digital Filter + SCF + SMF * 30					
Frequency Response : 0 ~ 20.0kHz		-0.3		0.1	dB

fs=96kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHARP ROLL-OFF					
Passband * 27	±0.05dB	PB	0		43.5 kHz
	-3.0dB	PB		46.8	kHz
Passband Ripple * 28	PR	-0.0032		0.0032	dB
Stopband * 27	SB	52.5			kHz
Stopband Attenuation * 30, * 31	SA	80.0			dB
Group Delay * 29	GD		27.3		1/fs
Digital Filter + SCF + SMF * 30					
Frequency Response : 0 ~ 40.0kHz		-0.5		0.1	dB

fs=192kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SHARP ROLL-OFF					
Passband * 27	±0.05dB	PB	0		87.0 kHz
	-3.0dB	PB		93.6	kHz
Passband Ripple * 28	PR	-0.0032		0.0032	dB
Stopband * 27	SB	105.0			kHz
Stopband Attenuation * 30, * 31	SA	80.0			dB
Group Delay * 29	GD		27.3		1/fs
Digital Filter + SCF + SMF * 30					
Frequency Response : 0 ~ 80.0kHz		-1.9		0.1	dB

Notes

- * 27. The passband and stopband frequencies are proportional to fs (sampling rate).
“PB = 0.4535 × fs, SB = 0.546 × fs”
- * 28. Pass-band gain amplitude of double over sampling filter at the first step of Interpolator.
- * 29. Delay time caused by the digital filter calculation. This time is measured from setting of the 16/20/24/32-bit impulse data to the input registers to output of the analog peak signal.
- * 30. The output level with a 1kHz, 0dB sine wave input is defined as 0dB.
- * 31. Band width of Stopband Attenuation ranges from 0Hz to fs.

2. Slow Roll-Off Filter (DASD bit = "0", DASL bit = "1")

fs=48kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SLOW ROLL-OFF					
Passband * 32	$\pm 0.05\text{dB}$	PB	0	8.8	kHz
	-3.0dB	PB	19.8		kHz
Passband Ripple * 28	PR	-0.043		0.043	dB
Stopband * 32	SB	42.7			kHz
Stopband Attenuation * 30, * 31	SA	73.0			dB
Group Delay * 29	GD	6.8			1/fs
Digital Filter + SCF + SMF * 30					
Frequency Response : 0 ~ 20.0kHz		-5.0		0.1	dB

fs=96kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SLOW ROLL-OFF					
Passband * 32	$\pm 0.05\text{dB}$	PB	0	17.7	kHz
	-3.0dB	PB	39.5		kHz
Passband Ripple * 28	PR	-0.043		0.043	dB
Stopband * 32	SB	85.3			kHz
Stopband Attenuation * 30, * 31	SA	73.0			dB
Group Delay * 29	GD	6.8			1/fs
Digital Filter + SCF + SMF * 30					
Frequency Response : 0 ~ 40.0kHz		-5.2		0.1	dB

fs=192kHz

Parameter	Symbol	Min.	Typ.	Max.	Unit
SLOW ROLL-OFF					
Passband * 32	$\pm 0.05\text{dB}$	PB	0	35.5	kHz
	-3.0dB	PB	79.0		kHz
Passband Ripple * 28	PR	-0.043		0.043	dB
Stopband * 32	SB	171.0			kHz
Stopband Attenuation * 30, * 31	SA	73.0			dB
Group Delay * 29	GD	6.8			1/fs
Digital Filter + SCF + SMF * 30					
Frequency Response : 0 ~ 80.0kHz		-5.9		0.1	dB

Note

* 32. The passband and stopband frequencies are proportional to fs (sampling rate).

“PB = $0.185 \times fs$, SB = $0.888 \times fs$ ”