



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Apollo2 MCU Datasheet

Doc. ID: DS-A2-0p92
Revision 0.92
May 2017

Features

Ultra-low supply current:

- < 10 µA/MHz executing from flash at 3.3 V
- < 10 µA/MHz executing from RAM at 3.3 V
- < 3 µA deep sleep mode with RTC at 3.3 V

High-performance ARM Cortex-M4 Processor

- Up to 48 MHz clock frequency
- Floating point unit
- Memory protection unit
- Wake-up interrupt controller with 32 interrupts

Ultra-low power memory:

- Up to 1 MB of flash memory for code/data
- Up to 256 KB of low leakage RAM for code/data
- 16kB 2-way Associative Cache

Ultra-low power interface for off-chip sensors:

- 14 bit ADC at up to 1.2 MS/s, 11 simultaneous input channels available
- Voltage Comparator
- Temperature sensor with +/-3°C accuracy

Flexible serial peripherals:

- 6x I²C/SPI masters with 128-byte bidirectional FIFO for communication with sensors, radios, and other peripherals
- 1x I²C/SPI slave for host communications with 256-byte LRAM area for FIFO/host support
- 2x UART modules with 32-location transmit and receive FIFOs
- PDM for mono and stereo audio microphone (256-word FIFO)
- 1x I²S slave for PDM audio pass-through

Rich set of clock sources:

- 32.768 kHz XTAL oscillator
- Low frequency RC oscillator – 1.024 kHz
- High frequency RC oscillator – 48 MHz
- RTC based on Ambiq's AM08X5/18X5 families

Wide operating range: 1.755-3.63 V, -40 to 85°C

Compact package options:

- 2.5 x 2.5 mm(0.35mm) 49-pin CSP with 34 GPIO
- 4.5 x 4.5 mm(0.5mm) 64-pin BGA with 50 GPIO

Applications

- Wearable electronics including smart watches
- Wireless sensors
- Activity and fitness monitors
- Consumer electronics
- Medical devices

Description

The Apollo2 MCU Family is an ultra-low power, highly integrated microcontroller designed for battery-powered devices including wearable electronics, activity & fitness monitors, and wireless sensors. By combining ultra-low power sensor conversion electronics with the powerful ARM Cortex-M4 processor with Floating Point Unit, the Apollo2 MCU enables complex sensor processing tasks to be completed with unprecedented battery life. Weeks, months, and years of battery life are achievable while doing complex context detection, gesture recognition, and activity monitoring. The Apollo2 MCU takes full advantage of Ambiq Micro's patented Subthreshold Power Optimized Technology (SPOT) Platform, setting a new industry benchmark in low power design.

The Apollo2 MCU is the 2nd generation controller building upon Ambiq Micro's Apollo MCU product family. The Apollo2 MCU integrates up to 1 MB of flash memory and 256 KB of RAM to accommodate radio and sensor overhead while still leaving plenty of space for application code. This microcontroller also includes serial master and UART ports for communicating with radios and sensors including accelerometers, gyroscopes, and magnetometers.

Typical Sensor Application Circuit for the Apollo2 MCU




Table of Content

1. Apollo2 MCU Package Pins	29
1.1 Pin Configuration	29
1.2 Pin Connections	31
2. System Core	52
3. MCU Core Details	54
3.1 Interrupts	54
3.2 Memory Map	56
3.3 Memory Protection Unit (MPU)	59
3.4 System Busses	59
3.5 Power Management	59
3.5.1 Cortex M4 Power Modes	60
3.5.2 System Power Modes	61
3.5.3 Power Control	62
3.6 Debug Interfaces	71
3.6.1 Debugger Attachment	71
3.6.2 Instrumentation Trace Macrocell (ITM)	71
3.6.3 Trace Port Interface Unit (TPIU)	72
3.6.4 Faulting Address Trapping Hardware	72
3.7 ITM Registers	72
3.7.1 Register Memory Map	73
3.7.2 ITM Registers	75
3.8 MCUCTRL Registers	100
3.8.1 Register Memory Map	101
3.8.2 MCUCTRL Registers	102
3.9 Memory Subsystem	120
3.9.1 Features	120
3.9.2 Functional Overview	121
3.9.3 Flash Cache	122
3.9.4 SRAM Interface	134
4. I2C/SPI Master Module	136
4.1 Functional Overview	136
4.2 Interface Clock Generation	136
4.3 Command Operation	137
4.4 FIFO	139
4.5 I2C Interface	139
4.5.1 Bus Not Busy	140
4.5.2 Start Data Transfer	140
4.5.3 Stop Data Transfer	140
4.5.4 Data Valid	140
4.5.5 Acknowledge	140
4.5.6 I2C Slave Addressing	141
4.5.7 I2C Offset Address Transmission	141
4.5.8 I2C Normal Write Operation	142
4.5.9 I2C Normal Read Operation	142

4.5.10 I2C Raw Write Operation	143
4.5.11 I2C Raw Read Operation	143
4.5.12 Holding the Interface with CONT	143
4.5.13 I2C Multi-master Arbitration	143
4.6 SPI Operations	144
4.6.1 SPI Configuration	144
4.6.2 SPI Slave Addressing	144
4.6.3 SPI Normal Write	144
4.6.4 SPI Normal Read	145
4.6.5 SPI Raw Write	145
4.6.6 SPI Raw Read	146
4.6.7 SPI 3-wire Mode	146
4.6.8 Complex SPI Operations	146
4.6.9 SPI Polarity and Phase	147
4.7 Repeating a Command	147
4.8 Bit Orientation	148
4.9 Full Duplex Operations	148
4.10 SPI Flow Control	148
4.11 Pre-read Control	150
4.12 Minimizing Power	151
4.13 IOMSTR Registers	151
4.13.1 Register Memory Map	152
4.13.2 IOMSTR Registers	154
5. I2C/SPI Slave Module	168
5.1 Functional Overview	168
5.2 Local RAM Allocation	168
5.3 Direct Area Functions	169
5.4 FIFO Area Functions	172
5.5 Rearranging the FIFO	173
5.6 Interface Interrupts	173
5.7 Command Completion Interrupts	174
5.8 Host Address Space and Registers	175
5.9 I2C Interface	175
5.9.1 Bus Not Busy	175
5.9.2 Start Data Transfer	175
5.9.3 Stop Data Transfer	175
5.9.4 Data Valid	176
5.9.5 Acknowledge	176
5.9.6 Address Operation	176
5.9.7 Offset Address Transmission	177
5.9.8 Write Operation	177
5.9.9 Read Operation	177
5.9.10 General Address Detection	178
5.10 SPI Interface	178
5.10.1 Write Operation	178
5.10.2 Read Operation	179

5.10.3 Configuring 3-wire vs. 4-wire SPI Mode	179
5.10.4 SPI Polarity and Phase	179
5.11 Bit Orientation	180
5.12 Wakeup Using the I2C/SPI Slave	180
5.13 IOSLAVE Registers	181
5.13.1 Register Memory Map	181
5.13.2 IOSLAVE Registers	182
5.14 Host Side Address Space and Register	194
5.14.1 Host Address Space and Registers	194
6. PDM/I2S Module	200
6.1 Features	200
6.2 Functional Overview	201
6.2.1 PDM-to-PCM Conversion	201
6.2.2 Clock Generation	201
6.2.3 Clock Switching	202
6.2.4 Operating Modes	203
6.2.5 FIFO Control and Interrupts	204
6.2.6 Digital Volume Gain	204
6.2.7 Low Pass Filter (LPF)	205
6.2.8 High Pass Filter	205
6.3 I2S Slave Interface	205
6.4 PDM Registers	206
6.4.1 Register Memory Map	207
6.4.2 PDM Registers	208
7. GPIO and Pad Configuration Module	217
7.1 Functional Overview	217
7.2 Pad Configuration Functions	217
7.3 General Purpose I/O (GPIO) Functions	221
7.3.1 Configuring the GPIO Functions	221
7.3.2 Reading from a GPIO Pad	222
7.3.3 Writing to a GPIO Pad	222
7.3.4 GPIO Interrupts	222
7.4 Pad Connection Summary	222
7.4.1 Output Selection	222
7.4.2 Output Control	222
7.4.3 Input Control	224
7.4.4 Pull-up Control	224
7.4.5 Analog Pad Configuration	224
7.5 Module-specific Pad Configuration	224
7.5.1 Implementing IO Master Connections	224
7.5.2 Implementing IO Slave Connections	233
7.5.3 Implementing Counter/Timer Connections	236
7.5.4 Implementing UART Connections	238
7.5.5 Implementing Audio Connections	242
7.5.6 Implementing GPIO Connections	244
7.5.7 Implementing CLKOUT Connections	244

7.5.8 Implementing 32kHz CLKOUT Connections	244
7.5.9 Implementing ADC Connections	244
7.5.10 Implementing Voltage Comparator Connections	246
7.5.11 Implementing the Software Debug Port Connections	246
7.6 GPIO Registers	247
7.6.1 Register Memory Map	248
7.6.2 GPIO Registers	250
8. Clock Generator and Real Time Clock Module	344
8.1 Clock Generator	344
8.1.1 Functional Overview	344
8.1.2 Low Frequency RC Oscillator (LFRC)	345
8.1.3 High Precision XT Oscillator (XT)	345
8.1.4 High Frequency RC Oscillator (HFRC)	347
8.1.5 HFRC Autoadjustment	347
8.1.6 Frequency Measurement	347
8.1.7 Generating 100 Hz	348
8.2 CLKGEN Registers	348
8.2.1 Register Memory Map	349
8.2.2 CLKGEN Registers	350
8.3 Real Time Clock	362
8.3.1 RTC Functional Overview	362
8.3.2 Calendar Counters	362
8.3.3 Calendar Counter Reads	362
8.3.4 Alarms	363
8.3.5 12/24 Hour Mode	363
8.3.6 Century Control and Leap Year Management	363
8.3.7 Weekday Function	364
8.4 RTC Registers	364
8.4.1 Register Memory Map	364
8.4.2 RTC Registers	365
9. Counter/Timer Module	372
9.1 Functional Overview	372
9.2 Counter/Timer Functions	372
9.2.1 Single Count (FN = 0)	373
9.2.2 Repeated Count (FN = 1)	373
9.2.3 Single Pulse (FN = 2)	374
9.2.4 Repeated Pulse (FN = 3)	374
9.2.5 Continuous (FN = 4)	375
9.3 Creating 32-bit Counters	376
9.4 Power Optimization by Measuring HCLK	376
9.5 Generating the Sample Rate for the ADC	376
9.6 Measuring Buck Converter Charge Insertion	376
9.7 CTIMER Registers	377
9.7.1 Register Memory Map	377
9.7.2 CTIMER Registers	378
10. System Timer Module	402

10.1 Functional Overview	402
10.2 STIMER Registers	403
10.2.1 Register Memory Map	404
10.2.2 STIMER Registers	405
11. Watchdog Timer Module	423
11.1 Functional Overview	423
11.2 WDT Registers	423
11.2.1 Register Memory Map	424
11.2.2 WDT Registers	425
12. Reset Generator Module	430
12.1 Functional Overview	430
12.2 External Reset Pin	430
12.3 Power-on Event	431
12.4 Brown-out Event	431
12.5 Software Reset	431
12.6 Software Power On Initialization	432
12.7 Watchdog Expiration	432
12.8 RSTGEN Registers	432
12.8.1 Register Memory Map	432
12.8.2 RSTGEN Registers	433
13. UART Module	439
13.1 Features	439
13.2 Functional Overview	439
13.3 Enabling and Selecting the UART Clock	440
13.4 Configuration	440
13.5 Transmit FIFO and Receive FIFO	441
13.6 UART Registers	441
13.6.1 Register Memory Map	441
13.6.2 UART Registers	442
14. ADC and Temperature Sensor Module	454
14.1 Features	454
14.2 Functional Overview	455
14.2.1 Clock Source and Dividers	455
14.2.2 15 Channel Analog Mux	455
14.2.3 Triggering and Trigger Sources	456
14.2.4 Voltage Reference Sources	456
14.2.5 Eight Automatically Managed Conversion Slots	457
14.2.6 Automatic Sample Accumulation and Scaling	457
14.2.7 Sixteen Entry Result FIFO	459
14.2.8 Window Comparator	461
14.3 Operating Modes and the Mode Controller	462
14.3.1 Single Mode	463
14.3.2 Repeat Mode	464
14.3.3 Low Power Modes	464
14.4 Interrupts	465
14.5 Voltage Divider and Switchable Battery Load	466

14.6 ADC Registers	467
14.6.1 Register Memory Map	468
14.6.2 ADC Registers	469
15. Voltage Comparator Module	491
15.1 Functional Overview	491
15.2 VCOMP Registers	491
15.2.1 Register Memory Map	492
15.2.2 VCOMP Registers	493
16. Voltage Regulator Module	498
16.1 Functional Overview	498
17. Electrical Characteristics	500
17.1 Absolute Maximum Ratings	500
17.2 Recommended Operating Conditions	501
17.3 Current Consumption	501
17.4 Power Mode Transitions	503
17.5 Clocks/Oscillators	503
17.6 Analog-to-Digital Converter (ADC)	504
17.7 Buck Converter	507
17.8 Power-On RESET (POR) and Brown-Out Detector (BOD)	507
17.9 Resets	508
17.10 Voltage Comparator (VCOMP)	508
17.11 Inter-Integrated Circuit (I2C) Interface	509
17.12 Serial Peripheral Interface (SPI) Master Interface	510
17.13 High Speed Serial Peripheral Interface (SPI) Master Interface	512
17.14 Serial Peripheral Interface (SPI) Slave Interface	514
17.15 PDM Interface	516
17.16 I2S Interface	516
17.17 Universal Asynchronous Receiver/Transmitter (UART)	516
17.18 Counter/Timer (CTIMER)	516
17.19 Flash Memory	517
17.20 General Purpose Input/Output (GPIO)	517
17.21 Serial Wire Debug (SWD)	518
18. Package Mechanical Information	520
18.1 CSP Package	520
18.2 BGA Package	521
18.2.1 PCB land pattern and solder stencil	522
18.2.2 Reflow Profile	523
19. Ordering Information	535
20. Document Revision History	536

List of Figures

Figure 1. CSP Pin Configuration Diagram (Top View — Balls on Bottom)	29
Figure 2. BGA Pin Configuration Diagram (Top View — - Balls on Bottom)	30
Figure 3. Block Diagram for the Ultra-Low Power Apollo2 MCU	52
Figure 4. ARM Cortex-M4F Vector Table	55
Figure 5. Block Diagram for Flash and OTP Memory Subsystem	120
Figure 6. Block Diagram for Apollo2 with Flash Cache	122
Figure 7. Block diagram for the Flash Memory Controller	133
Figure 8. Block diagram for the SRAM Interface	134
Figure 9. Block Diagram for the I2C/SPI Master Module	136
Figure 10. I2C/SPI Master Clock Generation	137
Figure 11. Basic I2C Conditions	140
Figure 12. I2C Acknowledge	141
Figure 13. I2C 7-bit Address Operation	141
Figure 14. I2C 10-bit Address Operation	141
Figure 15. I2C Offset Address Transmission	142
Figure 16. I2C Normal Write Operation	142
Figure 17. I2C Normal Read Operation	142
Figure 18. I2C Raw Write Operation	143
Figure 19. I2C Raw Read Operation	143
Figure 20. SPI Normal Write Operation	145
Figure 21. SPI Normal Read Operation	145
Figure 22. SPI Raw Write Operation	146
Figure 23. SPI Raw Read Operation	146
Figure 24. SPI Combined Operation	146
Figure 25. SPI CPOL and CPHA	147
Figure 26. Flow Control at Beginning of a Write Transfer	149
Figure 27. Flow Control at Beginning of a Raw Read Transfer	149
Figure 28. Flow Control in the Middle of a Write Transfer	150
Figure 29. Flow Control in the Middle of a Read Transfer	150
Figure 30. Block diagram for the I2C/SPI Slave Module	168
Figure 31. I2C/SPI Slave Module LRAM Addressing	169
Figure 32. I2C/SPI Slave Module FIFO	172
Figure 33. Basic I2C Conditions	175
Figure 34. I2C Acknowledge	176
Figure 35. I2C 7-bit Address Operation	176
Figure 36. I2C 10-bit Address Operation	177
Figure 37. I2C Offset Address Transmission	177
Figure 38. I2C Write Operation	177
Figure 39. I2C Read Operation	178
Figure 40. SPI Write Operation	179
Figure 41. SPI Read Operation	179
Figure 42. SPI CPOL and CPHA	180
Figure 43. Block Diagram for PDM Module	200
Figure 44. Stereo PDM to PCM Conversion Path	201

Figure 45. PDM Clock Timing Diagram	201
Figure 46. PDM Clock Source Switching Flow	203
Figure 47. I2S Interface Data Format Timing	206
Figure 48. I2S Interface Setup and Hold Timing Diagram	206
Figure 49. Block diagram for the General Purpose I/O (GPIO) Module	217
Figure 50. Pad Connection Details	223
Figure 51. Block diagram for the Clock Generator and Real Time Clock Module	344
Figure 52. Block diagram for the Real Time Clock Module	362
Figure 53. Block Diagram for One General Purpose Counter/Timer Pair	372
Figure 54. Counter/Timer Operation, FN = 0	373
Figure 55. Counter/Timer Operation, FN = 1	374
Figure 56. Counter/Timer Operation, FN = 2	374
Figure 57. Counter/Timer Operation, FN = 3	375
Figure 58. Counter/Timer Operation, FN = 4	376
Figure 59. Block Diagram for the System Timer	402
Figure 60. Block diagram for the Watchdog Timer Module	423
Figure 61. Block diagram for the Reset Generator Module	430
Figure 62. Block diagram of circuitry for Reset pin	431
Figure 63. Block Diagram for the UART Module	439
Figure 64. Block Diagram for ADC and Temperature Sensor	454
Figure 65. Scan Flowchart	463
Figure 66. ADC State Diagram	466
Figure 67. Switchable Battery Load	467
Figure 68. Block diagram for the Voltage Comparator Module	491
Figure 69. Block Diagram for the Voltage Regulator Module	498
Figure 70. I2C Timing	509
Figure 71. SPI Master Mode, Phase = 0	510
Figure 72. SPI Master Mode, Phase = 1	511
Figure 73. SPI Master Mode, Phase = 0	512
Figure 74. SPI Master Mode, Phase = 1	513
Figure 75. SPI Slave Mode, Phase = 0	514
Figure 76. SPI Slave Mode, Phase = 1	515
Figure 77. Serial Wire Debug Timing	519
Figure 78. CSP Package Drawing	520
Figure 79. BGA Package Drawing	522
Figure 80. Reflow Soldering Diagram	523

List of Tables

Table 1: Pin List and Function Table	31
Table 2: MCU Interrupt Assignments	56
Table 3: ARM Cortex M4F Memory Map	56
Table 4: MCU System Memory Map	57
Table 5: MCU Peripheral Device Memory Map	58
Table 6: PWRCTRL Register Map	63
Table 7: SUPPLYSRC Register	64
Table 8: SUPPLYSRC Register Bits	64
Table 9: POWERSTATUS Register	65
Table 10: POWERSTATUS Register Bits	65
Table 11: DEVICEEN Register	65
Table 12: DEVICEEN Register Bits	66
Table 13: SRAMPWDINSLEEP Register	67
Table 14: SRAMPWDINSLEEP Register Bits	67
Table 15: MEMEN Register	68
Table 16: MEMEN Register Bits	69
Table 17: SRAMCTRL Register	70
Table 18: SRAMCTRL Register Bits	70
Table 19: ADCSTATUS Register	71
Table 20: ADCSTATUS Register Bits	71
Table 21: ITM Register Map	73
Table 22: STIM0 Register	75
Table 23: STIM0 Register Bits	75
Table 24: STIM1 Register	75
Table 25: STIM1 Register Bits	75
Table 26: STIM2 Register	76
Table 27: STIM2 Register Bits	76
Table 28: STIM3 Register	76
Table 29: STIM3 Register Bits	76
Table 30: STIM4 Register	77
Table 31: STIM4 Register Bits	77
Table 32: STIM5 Register	77
Table 33: STIM5 Register Bits	77
Table 34: STIM6 Register	78
Table 35: STIM6 Register Bits	78
Table 36: STIM7 Register	78
Table 37: STIM7 Register Bits	78
Table 38: STIM8 Register	79
Table 39: STIM8 Register Bits	79
Table 40: STIM9 Register	79
Table 41: STIM9 Register Bits	79
Table 42: STIM10 Register	80
Table 43: STIM10 Register Bits	80
Table 44: STIM11 Register	80

Table 45: STIM11 Register Bits	80
Table 46: STIM12 Register	81
Table 47: STIM12 Register Bits	81
Table 48: STIM13 Register	81
Table 49: STIM13 Register Bits	81
Table 50: STIM14 Register	82
Table 51: STIM14 Register Bits	82
Table 52: STIM15 Register	82
Table 53: STIM15 Register Bits	82
Table 54: STIM16 Register	83
Table 55: STIM16 Register Bits	83
Table 56: STIM17 Register	83
Table 57: STIM17 Register Bits	83
Table 58: STIM18 Register	84
Table 59: STIM18 Register Bits	84
Table 60: STIM19 Register	84
Table 61: STIM19 Register Bits	84
Table 62: STIM20 Register	85
Table 63: STIM20 Register Bits	85
Table 64: STIM21 Register	85
Table 65: STIM21 Register Bits	85
Table 66: STIM22 Register	86
Table 67: STIM22 Register Bits	86
Table 68: STIM23 Register	86
Table 69: STIM23 Register Bits	86
Table 70: STIM24 Register	87
Table 71: STIM24 Register Bits	87
Table 72: STIM25 Register	87
Table 73: STIM25 Register Bits	87
Table 74: STIM26 Register	88
Table 75: STIM26 Register Bits	88
Table 76: STIM27 Register	88
Table 77: STIM27 Register Bits	88
Table 78: STIM28 Register	89
Table 79: STIM28 Register Bits	89
Table 80: STIM29 Register	89
Table 81: STIM29 Register Bits	89
Table 82: STIM30 Register	90
Table 83: STIM30 Register Bits	90
Table 84: STIM31 Register	90
Table 85: STIM31 Register Bits	90
Table 86: TER Register	91
Table 87: TER Register Bits	91
Table 88: TPR Register	91
Table 89: TPR Register Bits	91
Table 90: TCR Register	92

Table 91: TCR Register Bits	92
Table 92: LOCKAREG Register	93
Table 93: LOCKAREG Register Bits	93
Table 94: LOCKSREG Register	93
Table 95: LOCKSREG Register Bits	93
Table 96: PID4 Register	94
Table 97: PID4 Register Bits	94
Table 98: PID5 Register	94
Table 99: PID5 Register Bits	95
Table 100: PID6 Register	95
Table 101: PID6 Register Bits	95
Table 102: PID7 Register	95
Table 103: PID7 Register Bits	96
Table 104: PID0 Register	96
Table 105: PID0 Register Bits	96
Table 106: PID1 Register	96
Table 107: PID1 Register Bits	97
Table 108: PID2 Register	97
Table 109: PID2 Register Bits	97
Table 110: PID3 Register	97
Table 111: PID3 Register Bits	98
Table 112: CID0 Register	98
Table 113: CID0 Register Bits	98
Table 114: CID1 Register	98
Table 115: CID1 Register Bits	99
Table 116: CID2 Register	99
Table 117: CID2 Register Bits	99
Table 118: CID3 Register	99
Table 119: CID3 Register Bits	100
Table 120: MCUCTRL Register Map	101
Table 121: CHIP_INFO Register	102
Table 122: CHIP_INFO Register Bits	102
Table 123: CHIPID0 Register	102
Table 124: CHIPID0 Register Bits	102
Table 125: CHIPID1 Register	103
Table 126: CHIPID1 Register Bits	103
Table 127: CHIPREV Register	103
Table 128: CHIPREV Register Bits	103
Table 129: VENDORID Register	104
Table 130: VENDORID Register Bits	104
Table 131: DEBUGGER Register	104
Table 132: DEBUGGER Register Bits	105
Table 133: BUCK Register	105
Table 134: BUCK Register Bits	105
Table 135: BUCK2 Register	106
Table 136: BUCK2 Register Bits	106

Table 137: BUCK3 Register	107
Table 138: BUCK3 Register Bits	107
Table 139: LDOREG2 Register	108
Table 140: LDOREG2 Register Bits	108
Table 141: BODPORCTRL Register	110
Table 142: BODPORCTRL Register Bits	110
Table 143: ADCCAL Register	110
Table 144: ADCCAL Register Bits	111
Table 145: ADCBATTLOAD Register	111
Table 146: ADCBATTLOAD Register Bits	111
Table 147: ADCREFCOMP Register	112
Table 148: ADCREFCOMP Register Bits	112
Table 149: XTALGENCTRL Register	112
Table 150: XTALGENCTRL Register Bits	113
Table 151: BOOTLOADERLOW Register	113
Table 152: BOOTLOADERLOW Register Bits	113
Table 153: SHADOWVALID Register	114
Table 154: SHADOWVALID Register Bits	114
Table 155: ICODEFAULTADDR Register	114
Table 156: ICODEFAULTADDR Register Bits	115
Table 157: DCODEFAULTADDR Register	115
Table 158: DCODEFAULTADDR Register Bits	115
Table 159: SYSFAULTADDR Register	115
Table 160: SYSFAULTADDR Register Bits	116
Table 161: FAULTSTATUS Register	116
Table 162: FAULTSTATUS Register Bits	116
Table 163: FAULTCAPTUREEN Register	117
Table 164: FAULTCAPTUREEN Register Bits	117
Table 165: DBGR1 Register	117
Table 166: DBGR1 Register Bits	118
Table 167: DBGR2 Register	118
Table 168: DBGR2 Register Bits	118
Table 169: PMUENABLE Register	118
Table 170: PMUENABLE Register Bits	119
Table 171: TPIUCTRL Register	119
Table 172: TPIUCTRL Register Bits	119
Table 173: CACHECTRL Register Map	123
Table 174: CACHECFG Register	124
Table 175: CACHECFG Register Bits	124
Table 176: FLASHCFG Register	125
Table 177: FLASHCFG Register Bits	125
Table 178: CACHECTRL Register	126
Table 179: CACHECTRL Register Bits	126
Table 180: NCR0START Register	127
Table 181: NCR0START Register Bits	127
Table 182: NCR0END Register	127

Table 183: NCR0END Register Bits	127
Table 184: NCR1START Register	128
Table 185: NCR1START Register Bits	128
Table 186: NCR1END Register	128
Table 187: NCR1END Register Bits	128
Table 188: DMON0 Register	129
Table 189: DMON0 Register Bits	129
Table 190: DMON1 Register	129
Table 191: DMON1 Register Bits	130
Table 192: DMON2 Register	130
Table 193: DMON2 Register Bits	130
Table 194: DMON3 Register	130
Table 195: DMON3 Register Bits	131
Table 196: IMON0 Register	131
Table 197: IMON0 Register Bits	131
Table 198: IMON1 Register	131
Table 199: IMON1 Register Bits	132
Table 200: IMON2 Register	132
Table 201: IMON2 Register Bits	132
Table 202: IMON3 Register	132
Table 203: IMON3 Register Bits	133
Table 204: CMD Register for I2C Operations	137
Table 205: CMD Register for SPI Operations	137
Table 206: CMD Register Field Description	138
Table 207: IOMSTR Register Map	152
Table 208: FIFO Register	154
Table 209: FIFO Register Bits	154
Table 210: FIFOPTR Register	155
Table 211: FIFOPTR Register Bits	155
Table 212: TLNGTH Register	155
Table 213: TLNGTH Register Bits	156
Table 214: FIFOTHR Register	156
Table 215: FIFOTHR Register Bits	156
Table 216: CLKCFG Register	157
Table 217: CLKCFG Register Bits	157
Table 218: CMD Register	158
Table 219: CMD Register Bits	158
Table 220: CMDRPT Register	159
Table 221: CMDRPT Register Bits	159
Table 222: STATUS Register	159
Table 223: STATUS Register Bits	159
Table 224: CFG Register	160
Table 225: CFG Register Bits	160
Table 226: INTEN Register	162
Table 227: INTEN Register Bits	162
Table 228: INTSTAT Register	163

Table 229: INTSTAT Register Bits	163
Table 230: INTCLR Register	164
Table 231: INTCLR Register Bits	165
Table 232: INTSET Register	166
Table 233: INTSET Register Bits	166
Table 234: Mapping of Direct Address Space Access Interrupts and Corresponding REGAC-CINTSTAT Bits	171
Table 235: I/O Interface Interrupt Control	174
Table 236: IOSLAVE Register Map	181
Table 237: FIFOPTR Register	182
Table 238: FIFOPTR Register Bits	182
Table 239: FIFOCFG Register	182
Table 240: FIFOCFG Register Bits	183
Table 241: FIFOTHR Register	183
Table 242: FIFOTHR Register Bits	183
Table 243: FUPD Register	184
Table 244: FUPD Register Bits	184
Table 245: FIFOCTR Register	184
Table 246: FIFOCTR Register Bits	184
Table 247: FIFOINC Register	185
Table 248: FIFOINC Register Bits	185
Table 249: CFG Register	185
Table 250: CFG Register Bits	186
Table 251: PRENC Register	186
Table 252: PRENC Register Bits	187
Table 253: IOINTCTL Register	187
Table 254: IOINTCTL Register Bits	187
Table 255: GENADD Register	188
Table 256: GENADD Register Bits	188
Table 257: INTEN Register	188
Table 258: INTEN Register Bits	188
Table 259: INTSTAT Register	189
Table 260: INTSTAT Register Bits	189
Table 261: INTCLR Register	190
Table 262: INTCLR Register Bits	190
Table 263: INTSET Register	191
Table 264: INTSET Register Bits	191
Table 265: REGACCINTEN Register	192
Table 266: REGACCINTEN Register Bits	192
Table 267: REGACCINTSTAT Register	192
Table 268: REGACCINTSTAT Register Bits	193
Table 269: REGACCINTCLR Register	193
Table 270: REGACCINTCLR Register Bits	193
Table 271: REGACCINTSET Register	193
Table 272: REGACCINTSET Register Bits	194
Table 273: HOST_IER Register	194

Table 274: HOST_IER Register Bits	194
Table 275: HOST_ISR Register	195
Table 276: HOST_ISR Register Bits	195
Table 277: HOST_WCR Register	196
Table 278: HOST_WCR Register Bits	196
Table 279: HOST_WCS Register	196
Table 280: HOST_WCS Register Bits	196
Table 281: FIFOCTRLO Register	198
Table 282: FIFOCTRLO Register Bits	198
Table 283: FIFOCTRUP Register	198
Table 284: FIFOCTRUP Register Bits	198
Table 285: FIFO Register	199
Table 286: FIFO Register Bits	199
Table 287: PDM Clock Output Reference Table	202
Table 288: PDM Operating Modes and Data Formats	203
Table 289: Digital Volume Control	204
Table 290: LPF Digital Filter Parameters	205
Table 291: PDM Register Map	207
Table 292: PCFG Register	208
Table 293: PCFG Register Bits	208
Table 294: VCFG Register	210
Table 295: VCFG Register Bits	210
Table 296: FR Register	211
Table 297: FR Register Bits	211
Table 298: FRD Register	212
Table 299: FRD Register Bits	212
Table 300: FLUSH Register	212
Table 301: FLUSH Register Bits	212
Table 302: FTHR Register	213
Table 303: FTHR Register Bits	213
Table 304: INTEN Register	213
Table 305: INTEN Register Bits	213
Table 306: INTSTAT Register	214
Table 307: INTSTAT Register Bits	214
Table 308: INTCLR Register	215
Table 309: INTCLR Register Bits	215
Table 310: INTSET Register	215
Table 311: INTSET Register Bits	215
Table 312: Drive Strength Control Bits	217
Table 313:	218
Table 314: Apollo2 MCU Pad Function Mapping	219
Table 315: Pad Function Color and Symbol Code	220
Table 316: Special Pad Types	220
Table 317: I2C Pullup Resistor Selection	221
Table 318: IO Master 0 I2C Configuration	224
Table 319: IO Master 1 I2C Configuration	225

Table 320: IO Master 2 I2C Configuration	225
Table 321: IO Master 3 I2C Configuration	225
Table 322: IO Master 4 I2C Configuration	226
Table 323: IO Master 5 I2C Configuration	226
Table 324: IO Master 0 4-wire SPI Configuration	226
Table 326: IO Master 1 4-wire SPI Configuration	227
Table 325: IO Master 0 4-wire SPI nCE Configuration	227
Table 327: IO Master 1 4-wire SPI nCE Configuration	228
Table 328: IO Master 2 4-wire SPI Configuration	228
Table 329: IO Master 2 4-wire SPI nCE Configuration	229
Table 330: IO Master 3 4-wire SPI Configuration	229
Table 331: IO Master 3 4-wire SPI nCE Configuration	229
Table 332: IO Master 4 4-wire SPI Configuration	230
Table 333: IO Master 4 4-wire SPI nCE Configuration	230
Table 334: IO Master 5 4-wire SPI Configuration	231
Table 335: IO Master 5 4-wire SPI nCE Configuration	231
Table 336: IO Master 0 3-wire SPI Configuration	231
Table 337: IO Master 1 3-wire SPI Configuration	232
Table 338: IO Master 2 3-wire SPI Configuration	232
Table 339: IO Master 3 3-wire SPI Configuration	232
Table 340: IO Master 4 3-wire SPI Configuration	233
Table 341: IO Master 5 3-wire SPI Configuration	233
Table 342: IO Slave I2C Configuration	233
Table 343: IO Slave 4-wire SPI Configuration	234
Table 344: IO Slave 3-wire SPI Configuration	234
Table 345: I2C Loopback	234
Table 346: 3-wire SPI Loopback	235
Table 347: 4-wire SPI Loopback	235
Table 348: Counter/Timer Pad Configuration	237
Table 350: UART0 RX Configuration	239
Table 351: UART0 RTS Configuration	239
Table 349: UART0 TX Configuration	239
Table 352: UART0 CTS Configuration	240
Table 355: UART1 RTS Configuration	241
Table 356: UART1 CTS Configuration	241
Table 353: UART1 TX Configuration	241
Table 354: UART1 RX Configuration	241
Table 358: PDM DATA Configuration	243
Table 359: I2S BCLK Configuration	243
Table 360: I2S WCLK Configuration	243
Table 361: I2S DAT Configuration	243
Table 357: PDM CLK Configuration	243
Table 362: CLKOUT Configuration	244
Table 363: 32kHz CLKOUT Configuration	244
Table 364: ADC Analog Input Configuration	245
Table 366: Voltage Comparator Reference Configuration	246

Table 367: Voltage Comparator Input Configuration	246
Table 365: ADC Trigger Input Configuration	246
Table 368: SWO Configuration	247
Table 369: GPIO Register Map	248
Table 370: PADREGA Register	250
Table 371: PADREGA Register Bits	250
Table 372: PADRGB Register	252
Table 373: PADRGB Register Bits	253
Table 374: PADREGC Register	255
Table 375: PADREGC Register Bits	255
Table 376: PADREGD Register	258
Table 377: PADREGD Register Bits	258
Table 378: PADREGE Register	260
Table 379: PADREGE Register Bits	260
Table 380: PADREGF Register	263
Table 381: PADREGF Register Bits	263
Table 382: PADREGG Register	265
Table 383: PADREGG Register Bits	266
Table 384: PADREGH Register	268
Table 385: PADREGH Register Bits	269
Table 386: PADREGI Register	271
Table 387: PADREGI Register Bits	271
Table 388: PADREGJ Register	273
Table 389: PADREGJ Register Bits	274
Table 390: PADREGK Register	276
Table 391: PADREGK Register Bits	276
Table 392: PADREGL Register	279
Table 393: PADREGL Register Bits	279
Table 394: PADREGM Register	281
Table 395: PADREGM Register Bits	282
Table 396: CFGA Register	283
Table 397: CFGA Register Bits	283
Table 398: CFGB Register	286
Table 399: CFGB Register Bits	286
Table 400: CFGC Register	289
Table 401: CFGC Register Bits	289
Table 402: CFGD Register	291
Table 403: CFGD Register Bits	292
Table 404: CFGE Register	294
Table 405: CFGE Register Bits	295
Table 406: CFGF Register	297
Table 407: CFGF Register Bits	298
Table 408: CFGG Register	300
Table 409: CFGG Register Bits	300
Table 410: PADKEY Register	301
Table 411: PADKEY Register Bits	301

Table 412: RDA Register	302
Table 413: RDA Register Bits	302
Table 414: RDB Register	302
Table 415: RDB Register Bits	302
Table 416: WTA Register	303
Table 417: WTA Register Bits	303
Table 418: WTB Register	303
Table 419: WTB Register Bits	303
Table 420: WTSA Register	304
Table 421: WTSA Register Bits	304
Table 422: WTSB Register	304
Table 423: WTSB Register Bits	304
Table 424: WTCA Register	305
Table 425: WTCA Register Bits	305
Table 426: WTCB Register	305
Table 427: WTCB Register Bits	305
Table 428: ENA Register	306
Table 429: ENA Register Bits	306
Table 430: ENB Register	306
Table 431: ENB Register Bits	306
Table 432: ENSA Register	307
Table 433: ENSA Register Bits	307
Table 434: ENSB Register	307
Table 435: ENSB Register Bits	307
Table 436: ENCA Register	308
Table 437: ENCA Register Bits	308
Table 438: ENCB Register	308
Table 439: ENCB Register Bits	308
Table 440: STMRCAP Register	309
Table 441: STMRCAP Register Bits	309
Table 442: IOM0IRQ Register	310
Table 443: IOM0IRQ Register Bits	310
Table 444: IOM1IRQ Register	310
Table 445: IOM1IRQ Register Bits	310
Table 446: IOM2IRQ Register	311
Table 447: IOM2IRQ Register Bits	311
Table 448: IOM3IRQ Register	311
Table 449: IOM3IRQ Register Bits	311
Table 450: IOM4IRQ Register	312
Table 451: IOM4IRQ Register Bits	312
Table 452: IOM5IRQ Register	312
Table 453: IOM5IRQ Register Bits	312
Table 454: LOOPBACK Register	313
Table 455: LOOPBACK Register Bits	313
Table 456: GPIOOBS Register	313
Table 457: GPIOOBS Register Bits	313

Table 458: ALTPADCFG A Register	314
Table 459: ALTPADCFG A Register Bits	314
Table 460: ALTPADCFG B Register	315
Table 461: ALTPADCFG B Register Bits	315
Table 462: ALTPADCFG C Register	317
Table 463: ALTPADCFG C Register Bits	317
Table 464: ALTPADCFG D Register	318
Table 465: ALTPADCFG D Register Bits	318
Table 466: ALTPADCFG E Register	319
Table 467: ALTPADCFG E Register Bits	319
Table 468: ALTPADCFG F Register	321
Table 469: ALTPADCFG F Register Bits	321
Table 470: ALTPADCFG G Register	322
Table 471: ALTPADCFG G Register Bits	322
Table 472: ALTPADCFG H Register	323
Table 473: ALTPADCFG H Register Bits	324
Table 474: ALTPADCFG I Register	325
Table 475: ALTPADCFG I Register Bits	325
Table 476: ALTPADCFG J Register	326
Table 477: ALTPADCFG J Register Bits	326
Table 478: ALTPADCFG K Register	327
Table 479: ALTPADCFG K Register Bits	328
Table 480: ALTPADCFG L Register	329
Table 481: ALTPADCFG L Register Bits	329
Table 482: ALTPADCFG M Register	330
Table 483: ALTPADCFG M Register Bits	330
Table 484: INT0EN Register	331
Table 485: INT0EN Register Bits	331
Table 486: INT0STAT Register	333
Table 487: INT0STAT Register Bits	333
Table 488: INT0CLR Register	334
Table 489: INT0CLR Register Bits	335
Table 490: INT0SET Register	336
Table 491: INT0SET Register Bits	336
Table 492: INT1EN Register	338
Table 493: INT1EN Register Bits	338
Table 494: INT1STAT Register	339
Table 495: INT1STAT Register Bits	340
Table 496: INT1CLR Register	341
Table 497: INT1CLR Register Bits	341
Table 498: INT1SET Register	342
Table 499: INT1SET Register Bits	342
Table 500: CLKGEN Register Map	349
Table 501: CALXT Register	350
Table 502: CALXT Register Bits	350
Table 503: CALRC Register	350

Table 504: CALRC Register Bits	350
Table 505: ACALCTR Register	351
Table 506: ACALCTR Register Bits	351
Table 507: OCTRL Register	351
Table 508: OCTRL Register Bits	351
Table 509: CLKOUT Register	352
Table 510: CLKOUT Register Bits	352
Table 511: STATUS Register	353
Table 512: STATUS Register Bits	354
Table 513: HFADJ Register	354
Table 514: HFADJ Register Bits	354
Table 515: HFVAL Register	355
Table 516: HFVAL Register Bits	355
Table 517: CLOCKEN Register	356
Table 518: CLOCKEN Register Bits	356
Table 519: CLOCKEN2 Register	357
Table 520: CLOCKEN2 Register Bits	357
Table 521: CLOCKEN3 Register	357
Table 522: CLOCKEN3 Register Bits	357
Table 523: UARTEN Register	358
Table 524: UARTEN Register Bits	358
Table 525: INTEN Register	359
Table 526: INTEN Register Bits	359
Table 527: INTSTAT Register	359
Table 528: INTSTAT Register Bits	359
Table 529: INTCLR Register	360
Table 530: INTCLR Register Bits	360
Table 531: INTSET Register	361
Table 532: INTSET Register Bits	361
Table 533: Alarm RPT Function	363
Table 534:	363
Table 535: INTSET Register Bits	364
Table 536: RTC Register Map	364
Table 537: CTRLOW Register	365
Table 538: CTRLOW Register Bits	365
Table 539: CTRUP Register	366
Table 540: CTRUP Register Bits	366
Table 541: ALMLOW Register	367
Table 542: ALMLOW Register Bits	367
Table 543: ALMUP Register	367
Table 544: ALMUP Register Bits	368
Table 545: RTCCTL Register	368
Table 546: RTCCTL Register Bits	368
Table 547: INTEN Register	369
Table 548: INTEN Register Bits	369
Table 549: INTSTAT Register	370

Table 550: INTSTAT Register Bits	370
Table 551: INTCLR Register	370
Table 552: INTCLR Register Bits	371
Table 553: INTSET Register	371
Table 554: INTSET Register Bits	371
Table 555: CTIMER Register Map	377
Table 556: TMR0 Register	378
Table 557: TMR0 Register Bits	378
Table 558: CMPRA0 Register	378
Table 559: CMPRA0 Register Bits	378
Table 560: CMPRB0 Register	379
Table 561: CMPRB0 Register Bits	379
Table 562: CTRL0 Register	379
Table 563: CTRL0 Register Bits	380
Table 564: TMR1 Register	382
Table 565: TMR1 Register Bits	383
Table 566: CMPRA1 Register	383
Table 567: CMPRA1 Register Bits	383
Table 568: CMPRB1 Register	383
Table 569: CMPRB1 Register Bits	384
Table 570: CTRL1 Register	384
Table 571: CTRL1 Register Bits	384
Table 572: TMR2 Register	387
Table 573: TMR2 Register Bits	387
Table 574: CMPRA2 Register	387
Table 575: CMPRA2 Register Bits	388
Table 576: CMPRB2 Register	388
Table 577: CMPRB2 Register Bits	388
Table 578: CTRL2 Register	389
Table 579: CTRL2 Register Bits	389
Table 580: TMR3 Register	392
Table 581: TMR3 Register Bits	392
Table 582: CMPRA3 Register	392
Table 583: CMPRA3 Register Bits	392
Table 584: CMPRB3 Register	393
Table 585: CMPRB3 Register Bits	393
Table 586: CTRL3 Register	393
Table 587: CTRL3 Register Bits	393
Table 588: INTEN Register	396
Table 589: INTEN Register Bits	396
Table 590: INTSTAT Register	398
Table 591: INTSTAT Register Bits	398
Table 592: INTCLR Register	399
Table 593: INTCLR Register Bits	399
Table 594: INTSET Register	400
Table 595: INTSET Register Bits	400

Table 596: STIMER Register Map	404
Table 597: STCFG Register	405
Table 598: STCFG Register Bits	405
Table 599: STTMR Register	407
Table 600: STTMR Register Bits	407
Table 601: CAPTURE_CONTROL Register	407
Table 602: CAPTURE_CONTROL Register Bits	408
Table 603: SCMPR0 Register	408
Table 604: SCMPR0 Register Bits	408
Table 605: SCMPR1 Register	409
Table 606: SCMPR1 Register Bits	409
Table 607: SCMPR2 Register	409
Table 608: SCMPR2 Register Bits	410
Table 609: SCMPR3 Register	410
Table 610: SCMPR3 Register Bits	410
Table 611: SCMPR4 Register	411
Table 612: SCMPR4 Register Bits	411
Table 613: SCMPR5 Register	411
Table 614: SCMPR5 Register Bits	411
Table 615: SCMPR6 Register	412
Table 616: SCMPR6 Register Bits	412
Table 617: SCMPR7 Register	412
Table 618: SCMPR7 Register Bits	413
Table 619: SCAPT0 Register	413
Table 620: SCAPT0 Register Bits	413
Table 621: SCAPT1 Register	413
Table 622: SCAPT1 Register Bits	414
Table 623: SCAPT2 Register	414
Table 624: SCAPT2 Register Bits	414
Table 625: SCAPT3 Register	414
Table 626: SCAPT3 Register Bits	415
Table 627: SNVR0 Register	415
Table 628: SNVR0 Register Bits	415
Table 629: SNVR1 Register	415
Table 630: SNVR1 Register Bits	416
Table 631: SNVR2 Register	416
Table 632: SNVR2 Register Bits	416
Table 633: STMINTEN Register	416
Table 634: STMINTEN Register Bits	417
Table 635: STMINTSTAT Register	418
Table 636: STMINTSTAT Register Bits	418
Table 637: STMINTCLR Register	419
Table 638: STMINTCLR Register Bits	419
Table 639: STMINTSET Register	421
Table 640: STMINTSET Register Bits	421
Table 641: WDT Register Map	424

Table 642: CFG Register	425
Table 643: CFG Register Bits	425
Table 644: RSTRT Register	426
Table 645: RSTRT Register Bits	426
Table 646: LOCK Register	426
Table 647: LOCK Register Bits	426
Table 648: COUNT Register	427
Table 649: COUNT Register Bits	427
Table 650: INTEN Register	427
Table 651: INTEN Register Bits	428
Table 652: INTSTAT Register	428
Table 653: INTSTAT Register Bits	428
Table 654: INTCLR Register	428
Table 655: INTCLR Register Bits	429
Table 656: INTSET Register	429
Table 657: INTSET Register Bits	429
Table 658: RSTGEN Register Map	432
Table 659: CFG Register	433
Table 660: CFG Register Bits	433
Table 661: SWPOI Register	433
Table 662: SWPOI Register Bits	434
Table 663: SWPOR Register	434
Table 664: SWPOR Register Bits	434
Table 665: STAT Register	435
Table 666: STAT Register Bits	435
Table 667: CLRSTAT Register	435
Table 668: CLRSTAT Register Bits	436
Table 669: TPIU_RST Register	436
Table 670: TPIU_RST Register Bits	436
Table 671: INTEN Register	437
Table 672: INTEN Register Bits	437
Table 673: INTSTAT Register	437
Table 674: INTSTAT Register Bits	437
Table 675: INTCLR Register	438
Table 676: INTCLR Register Bits	438
Table 677: INTSET Register	438
Table 678: INTSET Register Bits	438
Table 679: UART Register Map	441
Table 680: DR Register	442
Table 681: DR Register Bits	442
Table 682: RSR Register	443
Table 683: RSR Register Bits	443
Table 684: FR Register	444
Table 685: FR Register Bits	444
Table 686: ILPR Register	445
Table 687: ILPR Register Bits	445