Ehips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Micro-Stepping Motor Driver

Introduction

The AMIS−30511 is a micro−stepping stepper motor driver for bipolar stepper motors. The chip is connected through I/O pins and a SPI interface with an external microcontroller. The AMIS−30511 contains a current−translation table and takes the next micro−step depending on the clock signal on the "NXT" input pin and the status of the "DIR" (=direction) register or input pin. The chip provides a so−called "speed and load angle" output. This allows the creation of stall detection algorithms, step loss detection, and control loops based on load−angle to adjust torque and speed. It is using a proprietary PWM algorithm for reliable current control.

The AMIS−30511 is implemented in I2T100 technology, enabling both high−voltage analog circuitry and digital functionality on the same chip. The chip is fully compatible with the automotive voltage requirements.

The AMIS−30511 is ideally suited for general−purpose stepper motor applications in the automotive, industrial, medical, and marine environment.

Key Features

- Dual H−Bridge for 2−phase Stepper Motors
- Programmable Peak−current up to 800 mA Using a 5−bit Current DAC
- On−chip Current Translator
- SPI Interface
- Speed and Load Angle Output
- Seven Step Modes from Full−step up to 32 Micro−steps
- Fully Integrated Current−sense
- PWM Current Control with Automatic Selection of Fast and Slow Decay
- Low EMC PWM with Selectable Voltage Slopes
- Active Fly−back Diodes
- Full Output Protection and Diagnosis
- Thermal Warning and Shutdown
- Compatible with 3.3 V Microcontrollers, 5 V Tolerant Inputs
- [−]40°C to 125°C Temperature Range at 800 mA Peak Current

ON Semiconductor®

http://onsemi.com

PIN ASSIGNMENT

ORDERING INFORMATION

Table of Contents

Figure 1. Block Diagram

Table 1. Pin List and Descriptions

Table 2. Absolute Maximum Ratings

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. For limited time < 0.5 s.

2. Human body model (100 pF via 1.5 kΩ, according to JEDEC EIA−JESD22−A114−B).

Table 3. Recommended Operating Conditions

NOTE: Operating ranges define the limits for functional operation and parametric characteristics of the device. Note that the functionality of the chip outside these operating ranges is not guaranteed. Operating outside the recommended operating ranges for extended periods of time may affect device reliability.

Table 4. DC Parameters (The DC parameters are given for V_{BB} and temperature in their operating ranges unless otherwise

specified. Convention: currents flowing in the circuit are defined as positive.)

lleak DI, CLK NXT, DIR CLR, CSB Input leakage (Note 5) $Tj = 160^{\circ}$ C 1 A $V_{\parallel L}$ NXT, DIR Logic low threshold $V_{\parallel L}$ 0 0.65 V V_{IH} V_{DH} V_{DD} V_{DD} V R_{pd} CLR | Internal pull−down resistor 120 120 k-120 300 $k\Omega$ $R_{pd\text{ TST}}$ TST0 Internal pull−down resistor $\begin{vmatrix} 1 & 3 & 3 \end{vmatrix}$ 3 9 kΩ

3. Current with oscillator running and all analogue cells active. All outputs unloaded, no floating inputs

4. Current with all analogue cells in power down. Logic is powered but no clocks running. All outputs unloaded, no floating inputs

5. Not valid for pins with internal pull−down resistor

6. Thermal shutdown and low temperature warning are derived from thermal warning.

7. No more than 100 cumulated hours in life time above It_{w}

3. Current with oscillator running and all analogue cells active. All outputs unloaded, no floating inputs

4. Current with all analogue cells in power down. Logic is powered but no clocks running. All outputs unloaded, no floating inputs

5. Not valid for pins with internal pull−down resistor

6. Thermal shutdown and low temperature warning are derived from thermal warning.

7. No more than 100 cumulated hours in life time above ${\mathsf T}{\mathsf t}_{\mathsf w}$

Figure 2. NXT−input Timing Diagram

Table 6. Timing Parameters

Figure 3. SPI Timing

Figure 4. Typical Application Schematic

Table 7. External Components List and Description

8. Low $ESR < 1$ Ohm.

Functional Description

H−Bridge Drivers

A full H−bridge is integrated for each of the two stator windings. Each H−bridge consists of two low−side and two high−side N−type MOSFET switches. Writing logic '0' in bit <MOTEN> disables all drivers (high−impedance). Writing logic '1' in this bit enables both bridges and current can flow in the motor stator windings.

In order to avoid large currents through the H−bridge switches, it is guaranteed that the top− and bottom−switches of the same half−bridge are never conductive simultaneously (interlock delay).

A two−stage protection against shorts on motor lines is implemented. In a first stage, the current in the driver is limited. Secondly, when excessive voltage is sensed across the transistor, the transistor is switched−off.

In order to reduce the radiated/conducted emission, voltage slope control is implemented in the output switches. The output slope is defined by the gate−drain capacitance of output transistor and the (limited) current that drives the gate. There are two trimming bits for slope control (Table 23: SPI Control Parameter Overview EMC[1:0]).

The power transistors are equipped with so−called "active diodes": when a current is forced through the transistor switch in the reverse direction, i.e. from source to drain, then the transistor is switched on. This ensures that most of the current flows through the channel of the transistor instead of through the inherent parasitic drain−bulk diode of the transistor.

Depending on the desired current range and the micro−step position at hand, the Rdson of the low−side transistors will be adapted such that excellent current−sense accuracy is maintained. The Rdson of the high−side transistors remain unchanged, see Table 4: DC Parameters for more details.

PWM Current Control

A PWM comparator compares continuously the actual winding current with the requested current and feeds back the information to a digital regulation loop. This loop then generates a PWM signal, which turns on/off the H−bridge switches. The switching points of the PWM duty−cycle are synchronized to the on−chip PWM clock. The frequency of the PWM controller can be doubled and an artificial jitter can be added (Table 12: SPI Control Register 1). The PWM frequency will not vary with changes in the supply voltage. Also variations in motor−speed or load−conditions of the motor have no effect. There are no external components required to adjust the PWM frequency.

Automatic Forward and Slow−Fast Decay

The PWM generation is in steady−state using a combination of forward and slow−decay. The absence of fast−decay in this mode, guarantees the lowest possible current−ripple "by design". For transients to lower current levels, fast−decay is automatically activated to allow high−speed response. The selection of fast or slow decay is completely transparent for the user and no additional parameters are required for operation.

Figure 5. Forward and Slow/Fast Decay PWM

In case the supply voltage is lower than 2*Bemf, then the duty cycle of the PWM is adapted automatically to >50% to maintain the requested average current in the coils. This process is completely automatic and requires no additional

parameters for operation. The over−all current−ripple is divided by two if PWM frequency is doubled (Table 12: SPI Control Register 1).

Step Translator

Step Mode

The step translator provides the control of the motor by means of SPI register Stepmode: SM[2:0], SPI register DIRCNTRL, and input pins DIR and NXT. It is translating consecutive steps in corresponding currents in both motor coils for a given step mode.

One out of seven possible stepping modes can be selected through SPI−bits SM[2:0] (Table 24: SPI Control Parameter Overview SM[2:0]) After power−on or hard reset, the coil−current translator is set to the default 1/32 micro−stepping at position '0'. Upon changing the step mode, the translator jumps to position 0* of the corresponding stepping mode. When remaining in the same step mode, subsequent translator positions are all in the same column and increased or decreased with 1. Table 9 lists the output current versus the translator position.

As shown in Figure 7 the output current−pairs can be projected approximately on a circle in the (I_x,I_y) plane. There is, however, one exception: uncompensated half step. In this step mode the currents are not regulated to a fraction of Imax but are in all intermediate steps regulated at 100 percent. In the (I_x,I_y) plane the current–pairs are projected on a square. Table 8 lists the output current versus the translator position for this case.

Table 9. Circular Translator Table

Table 9. Circular Translator Table

Table 9. Circular Translator Table

Figure 7. Translator Table: Circular and Square

Direction

The direction of rotation is selected by means of following combination of the DIR input pin and the SPI−controlled direction bit <DIRCTRL>. (Table 12: SPI Control Register 1)

NXT Input

Changes on the NXT input will move the motor current one step up/down in the translator table. Depending on the NXT−polarity bit <NXTP> (Table 12: SPI Control Register 1), the next step is initiated either on the rising edge or the falling edge of the NXT input.

Translator Position

The translator position can be read in Table 28: SPI Status Register 3. This is a 7−bit number equivalent to the 1/32th micro−step from Table 9: Circular Translator Table. The translator position is updated immediately following a NXT trigger.

Figure 8. Translator Position Timing Diagram

Synchronization of Step Mode and NXT Input

When step mode is re−programmed to another resolution (Table 11: SPI Control Register 0), then this is put in effect immediately upon the first arriving "NXT" input. If the micro−stepping resolution is increased (see Figure 9) then the coil currents will be regulated to the nearest micro−step, according to the fixed grid of the increased resolution. If however the micro−stepping resolution is decreased, then it is possible to introduce an offset (or phase shift) in the micro−step translator table.

If the step resolution is decreased at a translator table position that is shared both by the old and new resolution setting, then the offset is zero and micro−stepping proceeds according to the translator table.

If the translator position is not shared both by the old and new resolution setting, then the micro−stepping proceeds with an offset relative to the translator table (See Figure 8 right hand side).

Left: Change from lower to higher resolution. The left−hand side depicts the ending half−step position during which a new step mode resolution was programmed. The right−hand side diagram shows the effect of subsequent NXT commands on the micro−step position.

Right: Change from higher to lower resolution. The left−hand side depicts the ending micro−step position during which a new step mode resolution was programmed. The right−hand side diagram shows the effect of subsequent NXT commands on the half−step position.

Figure 9. NXT−Step Mode Synchronization

NOTE: It is advised to reduce the micro−stepping resolution only at micro−step positions that overlap with desired micro−step positions of the new resolution.

Programmable Peak−Current

The amplitude of the current waveform in the motor coils (coil peak current = Imax) is adjusted by means of an SPI parameter "CUR[4:0]" (Table 11: SPI Control Register 0). Whenever this parameter is changed, the coil−currents will

be updated immediately at the next PWM period. The impedance of the bottom drivers is adapted with the current range: See Table 4: DC Parameters.

Table 10. Programmable Peak Current CUR[4:0]

NOTE: Changing the current over different current ranges might lead to false over current triggering.

Speed and Load Angle Output

The SLA−pin provides an output voltage that indicates the level of the Back−e.m.f. voltage of the motor. This Back−e.m.f. voltage is sampled during every so−called "coil current zero crossings". Per coil, two zero−current positions exist per electrical period, yielding in total four zero−current observation points per electrical period.

Because of the relatively high recirculation currents in the coil during current decay, the coil voltage V_{COLL} shows a transient behavior. As this transient is not always desired in application software, two operating modes can be selected by means of the bit <SLAT> (see "SLA−transparency" in Table 13: SPI Control Register 2). The SLA pin shows in "transparent mode" full visibility of the voltage transient behavior. This allows a sanity−check of the speed−setting versus motor operation and characteristics and supply voltage levels. If the bit "SLAT" is cleared, then only the voltage samples at the end of each coil current zero crossing are visible on the SLA−pin. Because the transient behavior of the coil voltage is not visible any more, this mode generates smoother Back e.m.f. input for post−processing, e.g. by software.

In order to bring the sampled Back e.m.f. to a descent output level (0 to 5 V), the sampled coil voltage V_{COLL} is divided by 2 or by 4. This divider is set through an SPI bit <SLAG>. (Table 13: SPI Control Register 2)

The following drawing illustrates the operation of the SLA−pin and the transparency−bit. "PWMsh" and "Icoil=0" are internal signals that define together with SLAT the sampling and hold moments of the coil voltage.

Figure 11. Timing Diagram of SLA−pin

Warning, Error Detection and Diagnostics Feedback

Thermal Warning and Shutdown

When junction temperature rises above TTW, the thermal warning bit <TW> is set (Table 25: SPI Status Register 0). If junction temperature increases above thermal shutdown level, then the circuit goes in "thermal shutdown" mode (<TSD>) and all driver transistors are disabled (high impedance) (Table 27: SPI Status Register 2). The conditions to reset flag <TSD> is to be at a temperature lower than TTW and to clear the <TSD> flag by reading it using any SPI read command.

Over−Current Detection

The over−current detection circuit monitors the load current in each activated output stage. If the load current exceeds the over−current detection threshold, then the over−current flag is set and the drivers are switched off to reduce the power dissipation and to protect the integrated circuit. Each driver transistor has an individual detection bit in the Table 26: SPI Status Register 1 and Table 27: SPI Status Register 2 (<OVCXij> and <OVCYij>). Error condition is latched and the microcontroller needs to clean the status bits to reactivate the drivers.

NOTE: Successive reading the SPI Status Registers 1 and 2 in case of a short circuit condition, may lead to damage to the drivers.

Open Coil Detection

Open coil detection is based on the observation of 100 percent duty cycle of the PWM regulator. If in a coil 100 percent duty cycle is detected for longer than 200ms then the related driver transistors are disabled (high−impedance) and an appropriate bit in the SPI status register is set (<OPENX> or <OPENY>). (Table 25: SPI Status Register 0).

Charge Pump Failure

The charge pump is an important circuit that guarantees low Rdson for all drivers, especially for low supply voltages. If supply voltage is too low or external components are not properly connected to guarantee Rdson of the drivers, then the bit <CPFAIL> is set in the Table 25: SPI Status Register 0. Also after power−on−reset the charge pump voltage will need some time to exceed the required threshold. During that time <CPFAIL> will be set to "1".

Error Output

This is a digital output to flag a problem to the external microcontroller. The signal on this output is active low and the logic combination of:

NOT(ERRB) = <TW> OR <TSD> OR <OVCXij> OR < OVCYij> OR <OPENi> OR <CPFAIL>

CLR pin (=Hard Reset)

Logic 0 on CLR pin allows normal operation of the chip. To reset the complete digital inside AMIS−30511, the input CLR needs to be pulled to logic 1 during minimum time given by T_{CLR} . (Table 5: AC Parameters) This reset function clears all internal registers without the need of a power−cycle. The operation of all analog circuits is depending on the reset state of the digital, charge pump remains active. Logic 0 on CLR pin resumes normal operation again.

Sleep Mode

The bit <SLP> in Table 13: SPI Control Register 2 is provided to enter a so−called "sleep mode". This mode allows reduction of current−consumption when the motor is not in operation. The effect of sleep mode is as follows:

- The drivers are put in HiZ
- All analog circuits are disabled and in low−power mode
- All internal registers are maintaining their logic content
- NXT and DIR inputs are forbidden
- SPI communication remains possible (slight current increase during SPI communication)
- Reset of chip is possible through CLR pin
- Oscillator and digital clocks are silent, except during SPI communication

Normal operation is resumed after writing logic '0' to bit <SLP>. A start−up time is needed for the charge pump to stabilize. After this time, NXT commands can be issued.

SPI Interface

The serial peripheral interface (SPI) allows an external microcontroller (Master) to communicate with AMIS−30511. The implemented SPI block is designed to interface directly with numerous micro−controllers from several manufacturers. AMIS−30511 acts always as a Slave and can't initiate any transmission. The operation of the device is configured and controlled by means of SPI registers which are observable for read and/or write from the Master.

SPI Transfer Format and Pin Signal

During a SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (CLK) synchronizes shifting and sampling of the information on the two serial data lines (DO and DI). DO signal is the output from the Slave (AMIS–30511), and DI signal is the output from the Master. A chip select line (CSB) allows individual selection of a Slave SPI device in a multiple−slave system. The CSB line is active low. If AMIS−30511 is not selected, DO is pulled up with the external pull up resistor. Since AMIS−30511 operates as a Slave in MODE 0 (CPOL = 0; CPHA = 0) it always clocks data out on the falling edge and samples data in on rising edge of clock. The Master SPI port must be configured in MODE 0 too, to match this operation. The SPI clock idles low between the transferred bytes.

The diagram below is both a Master and a Slave timing diagram since CLK, DO and DI pins are directly connected between the Master and the Slave.

Figure 12. Timing Diagram of a SPI Transfer

NOTE: At the falling edge of the eight clock pulse the data−out shift register is updated with the content of the addressed internal SPI register. The internal SPI registers are updated at the first rising edge of the AMIS−30511 system clock when CSB = High

Transfer Packet:

Serial data transfer is assumed to follow MSB first rule. The transfer packet contains one or more bytes.

Command SPI Register Address

Figure 13. SPI Transfer Packet

Byte 1 contains the Command and the SPI Register Address and indicates to AMIS−30511 the chosen type of operation and addressed register. Byte 2 contains data, or sent from the Master in a WRITE operation, or received from AMIS−30511 in a READ operation.

2 command types can be distinguished in the communication between master and AMIS−30511:

- READ **from** SPI Register with address ADDR[4:0]: **CMD2** = "0"
- WRITE **to** SPI Register with address ADDR[4:0]: **CMD2** = "1"

READ Operation

If the Master wants to read data from Status or Control Registers, it initiates the communication by sending a READ command. This READ command contains the address of the SPI register to be read out. At the falling edge of the eight clock pulse the data−out shift register is updated with the content of the corresponding internal SPI register. In the next 8−bit clock pulse train this data is shifted out via DO pin. At the same time the data shifted in from DI (Master) should be interpreted as the following successive command or is dummy data.

Figure 14. Single READ operation where DATA from SPI register with Address 1 is read by the Master

All 4 Status Registers (see SPI Registers) contain 7 data bits and a parity check bit. The most significant bit (D7) represents a parity of D[6:0]. If the number of logical ones in D[6:0] is odd, the parity bit D7 equals "1". If the number of logical ones in D[6:0] is even then the parity bit D7 equals "0". This simple mechanism protects against noise and increases the consistency of the transmitted data. If a parity check error occurs it is recommended to initiate an additional READ command to obtain the status again.

Also the Control Registers can be read out following the same routine. Control Registers don't have a parity check.

The CSB line is active low and may remain low between successive READ commands as illustrated in Figure 14. There is however one exception. In case an error condition is latched in one of Status Registers (see SPI Registers) the ERRB pin is activated. (See 9.6.5. Error Output). This signal flags a problem to the external microcontroller. By reading the Status Registers information about the root cause of the problem can be determined. After this READ operation the Status Registers are cleared. Because the Status Registers and ERRB pin (see SPI Registers) are only updated by the internal system clock when the CSB line is high, the Master

should force CSB high immediately after the READ operation. For the same reason it is recommended to keep the CSB line high always when the SPI bus is idle.

WRITE Operation

If the Master wants to write data to a Control Register it initiates the communication by sending a WRITE command. This contains the address of the SPI register to write to. The command is followed with a data byte. This incoming data will be stored in the corresponding Control Register after CSB goes from low to high! AMIS−30511 responds on every incoming byte by shifting out via DO the data stored in the last received address.

It is important that the writing action (command − address and data) to the Control Register is exactly 16 bits long. If more or less bits are transmitted the complete transfer packet is ignored.

A WRITE command executed for a read−only register (e.g. Status Registers) will not affect the addressed register and the device operation.

Because after a power−on−reset the initial address is unknown the data shifted out via DO is not valid.

Examples of Combined READ and WRITE Operations

In the following examples successive READ and WRITE operations are combined. In Figure 13 the Master first reads the status from Register at ADDR4 and at ADDR5 followed

by writing a control byte in Control Register at ADDR2. Note that during the write command (in Figure 3) the old data of the pointed register is returned at the moment the new data is shifted in:

Figure 16. 2 Successive READ Commands Followed by a WRITE Command

After the write operation the Master could initiate a read back command in order to verify the data correctly written as illustrated in Figure 14. During reception of the READ command the old data is returned for a second time. Only after receiving the READ command the new data is transmitted. This rule also applies when the master device wants to initiate an SPI transfer to read the Status Registers. Because the internal system clock updates the Status Registers only when CSB line is high, the first read out byte might represent old status information.

Figure 17. A WRITE Operation where DATA from the Master is Written in SPI Register with Address 2 Followed by a READ Back Operation to Confirm a Correct WRITE Operation

NOTE: The internal data−out shift buffer of AMIS−30511 is updated with the content of the selected SPI register only at the last (every eight) falling edge of the CLK signal (see SPI Transfer Format and Pin Signals). As a result, new data for transmission cannot be written to the shift buffer at the beginning of the transfer packet and the first byte shifted out might represent old data.

SPI Control Registers

All SPI control registers have Read/Write access and default to "0" after power−on or hard reset.

Table 11. SPI Control Register 0

Where:

Table 12. SPI Control Register 1

Where:

Table 13. SPI Control Register 2

Where:

Table 14. SPI Control Parameter Overview SLAT

Table 15. SPI Control Parameter Overview SLAG

Table 16. SPI Control Parameter Overview PWMF

Table 17. SPI Control Parameter Overview PWMJ

Table 18. SPI Control Parameter Overview SLP

Table 19. SPI Control Parameter Overview MOTEN

Table 20. SPI Control Parameter Overview DIRCTRL

Table 21. SPI Control Parameter Overview NXTP

CUR[4:0] Selects IMCmax peak. This is the peak or amplitude of the regulated current waveform in the motor coils.

Table 22. SPI Control Parameter Overview CUR[4:0]

EMC[1:0] Adjusts the dV/dt of the PWM voltage slopes on the motor pins.

Table 23. SPI Control Parameter Overview EMC[1:0]

SM[2:0] Selects the micro–stepping mode.

Table 24. SPI Control Parameter Overview SM[2:0]

SPI Status Register Description

All four SPI status registers have Read Access and are default to "0" after power−on or hard reset.

Table 25. Status Register 0 (SR0)

Where:

Table 26. Status Register 1 (SR1)

Where:

Table 27. SPI Status Register 2 (SR2)

Where:

