



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## 12 x 12 Dots Matrix LED Driver IC

### FEATURES

- 12 × 12 LED Matrix Driver  
(Total LED that can be driven = 144)
- LED Selectable Maximum Current
- LED Melody Mode Function
- LED Open/Short Detection
- LED Ghost Image Prevention Function
- SPI Interface
- I<sup>2</sup>C interface  
(Standard Mode, Fast Mode and Fast Mode Plus)  
(4 Slave address selectable)
- 28 pin Plastic Quad Flat Non-leaded Package  
(QFN Type)


### DESCRIPTION

AN32181B is a 144 Dots Matrix LED Driver.  
It can drive up to 48 RGB LEDs.

### APPLICATIONS

- Mobile Phone
- Smart Phone
- PCs
- Game Consoles
- Home Appliances etc.

### TYPICAL APPLICATION



Note:

The application circuit is an example. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit in the design of the equipment.

## CONTENTS

■ FEATURES .....	1
■ DESCRIPTION .....	1
■ APPLICATIONS .....	1
■ TYPICAL APPLICATION .....	1
■ CONTENTS .....	2
■ ABSOLUTE MAXIMUM RATINGS .....	3
■ POWER DISSIPATION RATING .....	3
■ RECOMMENDED OPERATING CONDITIONS .....	4
■ ELECTRICAL CHARACTERISTICS .....	5
■ PIN CONFIGURATION .....	13
■ PIN FUNCTIONS .....	13
■ FUNCTIONAL BLOCK DIAGRAM .....	15
■ OPERATION .....	16
■ PACKAGE INFORMATION .....	64
■ IMPORTANT NOTICE .....	65



## ORDERING INFORMATION

Order Number	Feature	Package	Output Supply
AN32181B-VB	Matrix LED Driver	28 pin QFN	Emboss Taping

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Note
Supply voltage	$V_{CC_{MAX}}$	6.0	V	*1
	$V_{DD_{MAX}}$	6.0	V	*1
Operating ambience temperature	$T_{opr}$	– 30 to + 85	°C	*2
Operating junction temperature	$T_j$	– 30 to + 125	°C	*2
Storage temperature	$T_{stg}$	– 55 to + 125	°C	*2
Input Voltage Range	$V_{SERSEL}, V_{SCL}, V_{SDA}, V_{SCE}, V_{CLKIO}, V_{NRST}$	– 0.3 to 6.0	V	—
Output Voltage Range	$V_{INT}, V_{CLKIO}, V_{SDO}, V_{Z1}, V_{Z2}, V_{Z3}, V_{Z4}, V_{Z5}, V_{Z6}, V_{Z7}, V_{Z8}, V_{Z9}, V_{Z10}, V_{Z11}, V_{Z12}, V_{Z13}$	– 0.3 to 6.0	V	—
	$V_{LDO}$	– 0.3 to 4.0	V	—
ESD	HBM	2.0	kV	—

Note: This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteed as it is higher than our stated recommended operating range. When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.

$V_{CC_{MAX}}$  is voltage for VCC1 and VCC2.  $V_{CC1} = V_{CC2}$ .

$V_{DD_{MAX}}$  is voltage for VDD.

Do not apply external currents or voltages to any pin not specifically mentioned.

\*1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

\*2: Except for operating ambient temperature, operating junction temperature and storage temperature, all ratings are for  $T_a = 25^\circ\text{C}$ .

## POWER DISSIPATION RATING

Package	$\theta_{j-a}$	$P_D (Ta = 25^\circ\text{C})$	$P_D (Ta = 85^\circ\text{C})$
28 pin Plastic Quad Flat Non-leaded package (QFN Type)	175.5 °C / W	0.569 W	0.228 W

Note: For the actual usage, please refer to the  $P_D$ - $T_a$  characteristics diagram in the Package Standards, follow the power supply voltage, load and ambient temperature conditions to ensure that there is enough margin and the thermal design does not exceed the allowable value.



### CAUTION

Although this IC has built-in ESD protection circuit, it may still sustain permanent damage if not handled properly. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates.



## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage range	$V_{CC}$	3.1	3.6	5.5	V	*1
	$V_{DD}$	1.70	1.85	5.50	V	*1
Input Voltage Range	$V_{SCL}, V_{SDA},$ $V_{SCE}, V_{CLKIO}$	-0.3	—	$V_{DD} + 0.3$	V	*2
	$V_{SERSEL}, V_{NRST}$	-0.3	—	$V_{CC} + 0.3$	V	*2
Output Voltage Range	$V_{INT}, V_{CLKIO}, V_{SDO}$	-0.3	—	$V_{DD} + 0.3$	V	*2
	$V_{Z1}, V_{Z2}, V_{Z3}, V_{Z4}, V_{Z5}, V_{Z6}, V_{Z7},$ $V_{Z8}, V_{Z9}, V_{Z10}, V_{Z11}, V_{Z12}, V_{Z13}$	-0.3	—	$V_{CC} + 0.3$	V	*2
	$V_{LDO}$	-0.3	—	3.5	V	—

Note: \*1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

Do not apply external currents and voltages to any pin not specifically mentioned.

Voltage values, unless otherwise specified, are with respect to GND. GND is voltage for GND1 and GND2.

GND1 = GND2.

$V_{CC}$  is voltage for VCC1 and VCC2. VCC1 = VCC2.

$V_{DD}$  is voltage for VDD.

Do not apply external currents or voltages to any pin not specifically mentioned.

\*2:  $(V_{CC} + 0.3)$  V must not exceed 6.0 V.  $(V_{DD} + 0.3)$  V must not exceed 6.0 V.



## ELECTRICAL CHARACTERISTICS

$V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$

Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned

Parameter	Symbol	Condition	Limits			Unit	Note
			Min	Typ	Max		
<b>Circuit Current</b>							
Circuit Current (1) OFF Mode	$I_{CC1}$	$V_{NRST} = 0 \text{ V}$	—	0	1	$\mu\text{A}$	—
Circuit Current (2) OFF Mode	$I_{CC2}$	$V_{NRST} = \text{High}$	—	240	500	$\mu\text{A}$	—
<b>Internal Oscillator</b>							
Oscillation Frequency	$F_{DC1}$	—	1.92	2.40	2.88	MHz	—
<b>SCAN Switch</b>							
Switch On Resistance	$R_{SCAN}$	$ I_{Z1 \text{ to } Z12}  = -20 \text{ mA}$	—	1.0	2.5	$\Omega$	—
<b>Constant Voltage Source (LDO)</b>							
Output voltage (1)	$V_{L1}$	$ I_{LDO}  = -10 \mu\text{A}$	2.75	2.85	2.95	V	—
Output voltage (2)	$V_{L2}$	$ I_{LDO}  = -15 \text{ mA}$	2.75	2.85	2.95	V	—
<b>CLKIO</b>							
High Level Input Voltage Range	$V_{IH1}$	High Level Acknowledged Voltage (At External CLK Input Mode)	$0.7 \times V_{DD}$	—	$V_{DD} + 0.3$	V	—
Low Level Input Voltage Range	$V_{IL1}$	Low Level Acknowledged Voltage (At External CLK Input Mode)	-0.3	—	$0.3 \times V_{DD}$	V	—
High Level Output Voltage	$V_{OH1}$	$ I_{CLKIO}  = -1 \text{ mA}$ (At Internal CLK Output Mode)	$0.8 \times V_{DD}$	—	$V_{DD} + 0.3$	V	—
Low Level Output Voltage	$V_{OL1}$	$ I_{CLKIO}  = 1 \text{ mA}$ (At Internal CLK Output Mode)	-0.3	—	$0.2 \times V_{DD}$	V	—
High Level input Current	$I_{IH1}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{CLKIO} = 5.5 \text{ V}$	-1	0	1	$\mu\text{A}$	—
Low Level input Current	$I_{IL1}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{CLKIO} = 0 \text{ V}$	-1	0	1	$\mu\text{A}$	—



## ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$

Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned

Parameter	Symbol	Condition	Limits			Unit	Note
			Min	Typ	Max		
<b>Constant Current Source (Matrix LED)</b>							
Output Current (1)	$I_{MX1}$	LED Current Setting = 19.85 mA IMAX = [01010] $V_{Z1 \text{ to } Z13} = 1 \text{ V}$	18.85	19.85	20.85	mA	*1
IMAX Current Step	$I_{MXSTEP}$	Constant Current Mode LED current setting = 22 mA, IMAX = [01011] $V_{Z1 \text{ to } Z13} = 1 \text{ V}$ , $I_{LED1} = I_{Z1 \text{ to } Z13}$ LED current setting = 19.85 mA, IMAX = [01010] $V_{Z1 \text{ to } Z13} = 1 \text{ V}$ , $I_{LED2} = I_{Z1 \text{ to } Z13}$ $IMXSTEP = I_{LED1} - I_{LED2}$	0.0	2.0	3.5	mA	—
OFF Mode Leak Current (1)	$I_{MXOFF1}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ OFF Mode $V_{Z1 \text{ to } Z13} = 5.5 \text{ V}$	-1	—	1	$\mu\text{A}$	—
OFF Mode Leak Current (2)	$I_{MXOFF2}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ OFF Mode $V_{Z1 \text{ to } Z13} = 0 \text{ V}$	-1	—	1	$\mu\text{A}$	—
Channel Difference	$I_{MXCH}$	LED Current Setting = 19.85 mA IMAX = [01010] Difference of Z1 to 13 current from the average current value	-5	—	5	%	—
<b>Voltage at which LED driver can keep constant current value</b>							
LED Driver Voltage	$V_{LD}$	LED Current Setting = 19.85 mA IMAX = [01010] Voltage at which LED Current change within $\pm 5 \text{ \%}$ compared with LED Current of pin voltage = 0.5 V.	0.4	—	—	V	—

Note: \* 1: This is allowable value when recommended parts (ERJ2RHD393X) are used for the terminal IREF.



## ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$ Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned

Parameter	Symbol	Condition	Limits			Unit	Note
			Min	Typ	Max		
<b>SERSEL</b>							
High Level Input Voltage Range	$V_{IH2}$	High Level Acknowledged Voltage	$0.7 \times V_{CC}$	—	$V_{CC} + 0.3$	V	—
Low Level Input Voltage Range	$V_{IL2}$	Low Level Acknowledged Voltage	-0.3	—	$0.3 \times V_{CC}$	V	—
High Level Input Current	$I_{IH2}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{SERSEL} = 5.5 \text{ V}$	-1	0	1	$\mu\text{A}$	—
Low Level Input Current	$I_{IL2}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{SERSEL} = 0 \text{ V}$	-1	0	1	$\mu\text{A}$	—
<b>NRST</b>							
High Level Input Voltage Range	$V_{IH3}$	High Level Acknowledged Voltage	1.5	—	$V_{CC} + 0.3$	V	—
Low Level Input Voltage Range	$V_{IL3}$	Low Level Acknowledged Voltage	-0.3	—	0.6	V	—
High Level Input Current	$I_{IH3}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{NRST} = 5.5 \text{ V}$	-1	0	1	$\mu\text{A}$	—
Low Level Input Current	$I_{IL3}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{NRST} = 0 \text{ V}$	-1	0	1	$\mu\text{A}$	—
<b>INT</b>							
ON Resistance	$R_{INTON}$	$I_{INT} = 5 \text{ mA}$	—	10	50	$\Omega$	—
<b>SDO</b>							
High Level Output Voltage	$V_{OH3}$	$I_{SDO} = -3 \text{ mA}$	$0.7 \times V_{DD}$	—	$V_{DD} + 0.3$	V	—
Low Level Output Voltage	$V_{OL3}$	$I_{SDO} = 3 \text{ mA}$	0	—	$0.3 \times V_{DD}$	V	—
<b>SCE</b>							
High-level input voltage range	$V_{IH4}$	High Level Acknowledged Voltage	$V_{DD} \times 0.7$	—	$V_{DD} + 0.5$	V	—
Low-level input voltage range	$V_{IL4}$	Low Level Acknowledged Voltage	-0.5	—	$V_{DD} \times 0.3$	V	—
High-level input current	$I_{IH4}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{SCE} = 5.5 \text{ V}$	-1	0	1	$\mu\text{A}$	—
Low-level input current	$I_{IL4}$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{SCE} = 0 \text{ V}$	-1	0	1	$\mu\text{A}$	—

### ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$

Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned

Parameter	Symbol	Condition	Limits			Unit	Note
			Min	Typ	Max		
<b>I<sup>2</sup>C bus (Internal I/O stage characteristics) (SCL, SDA)</b>							
Low-level input voltage	$V_{IL}$	Voltage which recognized that SDA and SCL are Low-level	-0.5	—	$0.3 \times V_{DD}$	V	*2
High-level input voltage	$V_{IH}$	Voltage which recognized that SDA and SCL are High-level	$0.7 \times V_{DD}$	—	$V_{DDmax} + 0.5$	V	*2 *3
Low-level output voltage 1	$V_{OL1}$	$V_{DD} > 2 \text{ V}$ $I_{SDA}, I_{SCL} = 3 \text{ mA}$	0	—	0.4	V	—
Low-level output voltage 2	$V_{OL2}$	$V_{DD} < 2 \text{ V}$ $I_{SDA}, I_{SCL} = 3 \text{ mA}$	0	—	$0.2 \times V_{DD}$	V	—
Low-level output current	$I_{OL}$	$V_{SDA} = 0.4 \text{ V}$	20	—	—	mA	—
Input current each I/O pin	$I_i$	$V_{CC} = 5.5 \text{ V}$ , $V_{DD} = 5.5 \text{ V}$ $V_{SDA}, V_{SCL} = 0.1 \times V_{DDmax}$ to $0.9 \times V_{DDmax}$	-10	0	10	$\mu\text{A}$	*3
SCL clock frequency	$f_{SCL}$	—	0	—	1000	kHz	—

Note: \*2 : The input threshold voltage of I<sup>2</sup>C bus ( $V_{th}$ ) is linked to  $V_{DD}$  (I<sup>2</sup>C bus I/O stage supply voltage).

In case the pull-up voltage is not  $V_{DD}$ , the threshold voltage ( $V_{th}$ ) is fixed to  $((V_{DD} / 2) \pm (\text{Schmitt width}) / 2)$  and High-level, Low-level of input voltage are not specified.

In this case, pay attention to Low-level (max.) value ( $V_{ILmax}$ ).

It is recommended that the pull-up voltage of I<sup>2</sup>C bus is set to the I<sup>2</sup>C bus I/O stage supply voltage ( $V_{DD}$ ).

\*3 :  $V_{DDmax}$  refers to the maximum operating supply voltage of  $V_{DD}$ .

## ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$

Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned

Parameter	Symbol	Condition	Limits			Unit	Note
			Min	Typ	Max		
<b>TSD (Thermal shutdown protection circuit)</b>							
Detection temperature	$T_{det}$	Temperature which Constant current circuit, and Matrix SW turn off.	—	150	—	°C	*4 *5
<b>Constant Voltage Source (LDO)</b>							
Ripple rejection ratio (1)	PSL11	$V_{CC} = 3.6 \text{ V} + 0.3 \text{ V}[p-p]$ $f = 1 \text{ kHz}$ $I_{LDO} = -15 \text{ mA}$ $PSL11 = 20 \log(acV_{LDO} / 0.3)$	—	-50	—	dB	*5
Ripple rejection ratio (2)	PSL12	$V_{CC} = 3.6 \text{ V} + 0.3 \text{ V}[p-p]$ $f = 10 \text{ kHz}$ $I_{LDO} = -15 \text{ mA}$ $PSL12 = 20 \log(acV_{LDO} / 0.3)$	—	-40	—	dB	*5
Short-circuit protection current	$I_{PT1}$	$V_{LDO} = 0 \text{ V}$	—	40	—	mA	*5
<b>I<sup>2</sup>C bus (Internal I/O stage characteristics)</b>							
Hysteresis of Schmitt trigger input (1)	$V_{hys1}$	$V_{DD} > 2 \text{ V}$ , Hysteresis of SDA, SCL	$0.05 \times V_{DD}$	—	—	V	*6 *7
Hysteresis of Schmitt trigger input (2)	$V_{hys2}$	$V_{DD} < 2 \text{ V}$ , Hysteresis of SDA, SCL	$0.1 \times V_{DD}$	—	—	V	*6 *7
Output fall time from $V_{IHmin}$ to $V_{ILmax}$	$t_{of}$	Bus capacitance: 10 pF to 550 pF $I_P \leq 20 \text{ mA}$ ( $V_{OLmax} = 0.4 \text{ V}$ ) $I_P$ : Max. sink current	—	—	120	ns	*6 *7
Pulse width of spikes which must be suppressed by the input filter	$t_{SP}$	—	0	—	50	ns	*6 *7
Capacitance for each I/O pin	$C_i$	—	—	—	10	pF	*6 *7

Note: \*4 : Constant current circuit, and Matrix SW turn off and IS reset when TSD operates.

\*5 : Typical Design Value

\*6 : The timing of Fast-mode Plus devices in I<sup>2</sup>C-bus is specified in page 11. All values referred to  $V_{IHmin}$  and  $V_{ILmax}$  level.

\*7 : These are values checked by design but not production tested.

**ELECTRICAL CHARACTERISTICS (continued)** $V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$ Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned

Parameter	Symbol	Condition	Limits			Unit	Note
			Min	Typ	Max		
<b>I<sup>2</sup>C bus (Bus line specifications) (Continue)</b>							
Hold time (repeated) START condition	$t_{HD:STA}$	The first clock pulse is generated after $t_{HD:STA}$ .	0.26	—	—	μs	*6 *7
Low period of the SCL clock	$t_{LOW}$	—	0.5	—	—	μs	*6 *7
High period of the SCL clock	$t_{HIGH}$	—	0.26	—	—	μs	*6 *7
Set-up time for a repeat START condition	$t_{SU:STA}$	—	0.26	—	—	μs	*6 *7
Data hold time	$t_{HD:DAT}$	—	0	—	—	μs	*6 *7
Data set-up time	$t_{SU:DAT}$	—	50	—	—	ns	*6 *7
Rise time of both SDA and SCL signals	$t_r$	—	—	—	120	ns	*6 *7
Fall time of both SDA and SCL signals	$t_f$	—	—	—	120	ns	*6 *7
Set-up time of STOP condition	$t_{SU:STO}$	—	0.26	—	—	μs	*6 *7
Bus free time between STOP and START condition	$t_{BUF}$	—	0.5	—	—	μs	*6 *7
Capacitive load for each bus line	$C_b$	—	—	—	550	pF	*6 *7
Data valid time	$t_{VD:DAT}$	—	—	—	0.45	μs	*6 *7
Data valid acknowledge	$t_{VD:ACK}$	—	—	—	0.45	μs	*6 *7
Noise margin at the Low-level for each connected device	$V_{nL}$	—	$0.1 \times V_{DD}$	—	—	V	*6 *7
Noise margin at the High-level for each connected device	$V_{nH}$	—	$0.2 \times V_{DD}$	—	—	V	*6 *7


Note: \*6 : The timing of Fast-mode Plus devices in I<sup>2</sup>C-bus is specified in page 11. All values referred to  $V_{IHmin}$  and  $V_{ILmax}$  level.

\*7 : These are values checked by design but not production tested.

### ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 3.6 \text{ V}$ ,  $V_{DD} = 1.85 \text{ V}$

Note: Operating Ambient Temperature,  $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ , unless specifically mentioned



$$V_{VILMAX} = 0.3 \times V_{DD}$$

$$V_{VIHMIN} = 0.7 \times V_{DD}$$


S : START condition

Sr : Repeat START condition

P : STOP condition



## PIN CONFIGURATION



## PIN FUNCTIONS


Pin No.	Pin name	Type	Description	Pin processing at unused
1	SCE	Input	Chip enable signal for SPI interface.	SERSEL = High Then GND or $V_{CC}$
			Slave address selection pin for I <sup>2</sup> C interface.	SERSEL = Low Then GND or $V_{CC}$ or SCL or SDA
2	SDO	Output	Data output pin for SPI interface	Open
3	SDA	Input/Output	Data input / output pin for SPI or I <sup>2</sup> C interface	(Required pin)
4	SCL	Input	Clock input pin for SPI or I <sup>2</sup> C interface	(Required pin)
5	VDD	Power Supply	Power supply for SPI or I <sup>2</sup> C interface	(Required pin)
6	INT (*1)	Output	Interruption signal output pin / Open drain	Open
7	IREF	Output	Resistor connection pin for constant current setup	(Required pin)
8	NRST	Input	Reset input pin	(Required pin)
9	SERSEL	Input	Serial Interface selection pin / SPI or I <sup>2</sup> C interface	(Required pin)
10	Z13	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open

Note: \*1 : INT pin must be pulled up to  $V_{DD}$  when it is in use.

### PIN FUNCTIONS (continued)

Pin No.	Pin name	Type	Description	Pin processing at unused
11	Z12	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
12	Z11	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
13	Z10	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
14 23	GND2 GND1	Ground	Ground pin	(Required pin)
15 22	VCC2 VCC1	Power Supply	Power supply for matrix driver, Internal reference circuit	Battery or External power supply
16	Z9	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
17	Z8	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
18	Z7	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
19	Z6	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
20	Z5	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
21	Z4	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
24	LDO	Output	LDO output pin	(Required pin)
25	Z3	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
26	Z2	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
27	Z1	Output	Constant current circuit, PWM control output pin, Control switch pin for matrix driver	Open
28	CLKIO	Input/Output	Reference clock input/output, LED control input pin	Open

### FUNCTIONAL BLOCK DIAGRAM




Notes: This block diagram is for explaining functions. Part of the block diagram may be omitted, or it may be simplified.

## OPERATION


### 1. Power Supply Sequence

Power ON



Note: For the Startup Timing of VCC1 / VCC2 and VDD, it is possible to be changed.

Power OFF



Note: For the Shut down Timing of VCC1 / VCC2 and VDD, it is possible to be changed.









### OPERATION (continued)

#### 3. Register map Detailed Explanation

Register Name		RST								
Address	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
00h	W	--	--	--	--	--	RAM2RST	RAM1RST	SRST	
Default	00h	0	0	0	0	0	0	0	0	

D2 : RAM2RST Frame 2 reset control

[0] : No operation (default)

[1] : Frame 2 data is cleared

D1 : RAM1RST Frame 1 reset control

[0] : No operation (default)

[1] : Frame1 data is reset

D0 : SRST Soft reset control

[0] : No operation (default)

[1] : System reset

- This register will auto-return to [0] when written with [1] logic value.

### OPERATION (continued)

#### 3. Register map Detailed Explanation (continued)

Register Name		CLKCTL							
Address	R/W	D7	D6	D5	D4	D3	D2	D1	D0
03h	R/W	IMAX[4:0]					OSCEN	CLKOUT	EXTCLK
Default	78h	0	1	1	1	1	0	0	0

D7 : IMAX      Maximum current selection  
 [0] : 30 mA (default)  
 [1] : 60 mA

D6-3 : IMAX      Maximum current setup selection  
 [0000] : 0 mA / 0 mA  
 [0001] : 2 mA / 4 mA  
 .....  
 [1110] : 28 mA / 56 mA  
 [1111] : 30 mA (Default) / 60 mA


D2 : OSCEN      Internal oscillator ON / OFF control  
 [0] : Internal oscillator OFF (default)  
 [1] : Internal oscillator ON

- Oscillator will auto turn ON if any of the LED drivers are enabled (MTXON = [1]) even if this bit is [0].

D1 : CLKOUT      Internal clock output enable  
 [0] : Internal clock is not output from CLKIO (default)  
 [1] : Internal clock is output from CLKIO

D0 : EXTCLK      Internal / external clock select  
 [0] : 2.4 MHz Internal clock is used in operation (default)  
 [1] : External clock is used in operation

- Please do not set MTXMODE = [10] (Melody Mode), EXTCLK = [1] and CLKOUT = [1] at the same time.  
 In such case, the priority of operation will be EXTCLK then CLKOUT and then Melody Mode will have the least priority.



## OPERATION (continued)

### 3. Register map Detailed Explanation (continued)

Register Name		MTXON							
Address	R/W	D7	D6	D5	D4	D3	D2	D1	D0
04h	R/W	--	--	--	--	ZPDEN	MTXMODE[1:0]		MTXON
Default	00h	0	0	0	0	0	0	0	0

D3 : ZPDEN Ghost image prevention function enable

[0] : Turn off ghost image prevention (default)

[1] : Turn on ghost image prevention

D2-1 : MTXMODE Matrix mode of operation select

[00] : Display Matrix frame 1 character (default)

[01] : Display Matrix frame 2 character

[10] : Melody Mode

[11] : Scroll Mode

D0 : MTXON Matrix ON / OFF setting

[0] : OFF (default)

[1] : ON

- Ghost Image Prevention may not remove the ghost image perfectly. It depends on the LED color combination and LED connection method. Please refer to Page.59 for details.
- Please refer to Page.60 for details especially when this IC is used for RGB driver.

Register Name		FRMSEL							
Address	R/W	D7	D6	D5	D4	D3	D2	D1	D0
05h	R/W	--	--	--	--	--	--	--	FRMSEL
Default	00h	0	0	0	0	0	0	0	0

D0 : FRMSEL

#### (1) Normal Modes :

[0] : Matrix Frame 1 is selected for character write (default).

[1] : Matrix Frame 2 is selected for character write.

#### (2) Melody Mode :

[0] : Matrix Frame 1 is selected for character write (default).

[1] : Matrix Frame 2 is selected for melody enable for each LED.

- During scroll mode, FRMSEL need not be set. Frame to be written is automatically selected whichever is free.

## OPERATION (continued)

### 3. Register map Detailed Explanation (continued)

Register Name		MTXON1							
Address	R/W	D7	D6	D5	D4	D3	D2	D1	D0
06h	W	A8ON	A7ON	A6ON	A5ON	A4ON	A3ON	A2ON	A1ON
Default	00h	0	0	0	0	0	0	0	0

D7 : A8ON

(1) Normal Mode : LED A8 of Matrix ON / OFF control

[0] : OFF (default)

[1] : ON

(2) Melody Mode & FRMSEL = [1] : LED A8 of Matrix Melody Mode ON / OFF control

[0] : LED A8 Melody Mode OFF (default)

[1] : LED A8 Melody Mode ON

...

D0 : A1ON

(1) Normal Mode : LED A1 of Matrix ON / OFF control

[0] : OFF (default)


[1] : ON

(2) Melody Mode & FRMSEL = [1] : LED A1 of Matrix Melody Mode ON / OFF control

[0] : LED A1 Melody Mode OFF (default)

[1] : LED A1 Melody Mode ON

- The definition for register addresses 07h to 17h is the same as address 06h.
- Collectively, these register addresses are used to create frame character (see figure).
- If FRMSEL = [0], the data written to these group of registers will be for Matrix frame 1 character.
- If FRMSEL = [1], the data written to these group of registers will be for Matrix frame 2 character.
- During Melody Mode, the data written on these group of registers when FRMSEL = [1] will be designated as melody enable for each LED in matrix. The character to be display is determined by the data written when FRMSEL = [0].



## OPERATION (continued)

### 3. Register map Detailed Explanation (continued)

Register Name		THOLD								
Address	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
18h	R/W	THOLD[7:0]								
Default	00h	0	0	0	0	0	0	0	0	

D7 : THOLD[7] Threshold 8 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 8 is used. (Threshold 8 is about 1.93 V)

D6 : THOLD[6] Threshold 7 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 7 is used. (Threshold 7 is about 1.80 V)

D5 : THOLD[5] Threshold 6 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 6 is used. (Threshold 6 is about 1.67 V)

D4 : THOLD[4] Threshold 5 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 5 is used. (Threshold 5 is about 1.55 V)

D3 : THOLD[3] Threshold 4 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 4 is used. (Threshold 4 is about 1.42 V)

D2 : THOLD[2] Threshold 3 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 3 is used. (Threshold 3 is about 1.30 V)

D1 : THOLD[1] Threshold 2 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 2 is used. (Threshold 2 is about 1.17 V)

D0 : THOLD[0] Threshold 1 is used as voltage detection.

[0] : Others (default)

[1] : Threshold 1 is used. (Threshold 1 is about 1.04 V)

- When all bits are set [0], threshold is in auto-detection mode (default)
- Do not set more than 1 register bit to logic [1] value at the same time.
- If 2 bits are set to [1] at the same time, system will only recognize the first [1] bit threshold that is set.