## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 37V/1.0A\&1.7A Dual Microstepping Motor Driver

## FEATURES

- 2-channel stepping motor driver

A signal driver controls 2 stepping motors

- Built-in decoder for micro steps (2-phase, half step, 1-2 phase, W1-2 phase and 2W1-2 phase excitation)
Stepping motor can be driven by only external clock signal.
- PWM can be driven by built-in CR (3-value can be selected during PWM OFF period.)
The selection of PWM OFF period enables the best PWM drive.
- Mix Decay control (4-value can be selected for Fast Decay ratio)
Mix Decay control can improve accuracy of motor current waveform.
- Built-in over-current protection (OCP) If the current flows to motor output more than the setup value due to ground-fault etc., the OCP operates and all motor outputs are turned OFF.
- Built-in under voltage lockout (UVLO)

If supply voltage falls to less than the operating supply voltage range, the UVLO operates and all motor outputs are turned OFF.

## APPLICATIONS

- LSI for stepping motor drives
- Built-in thermal protection (TSD)

If chip junction temperature rises and reaches to the setup temperature, all motor outputs are turned OFF.

- Built-in abnormal detection output function If OCP or TSD operates, an abnormal detection signal is output.
- Built-in standby function

The operation of standby function can lower current consumption of this LSI.

- Built-in Home Position function

Home Position function can detect the position of motor.

- Built-in step detection output function

If step detection output function detects clock input signal, it outputs a signal.

- Built-in 5 V power supply (accuracy : $\pm 5 \%$ )
- 56 pin Plastic Small Outline Package With Heat Sink (SOP Type)


## DESCRIPTION

AN44071A is a quad channel H -bridge driver LSI. Two bipolar stepping motor can be controlled by a single driver LSI. Interface control is 1CLK_type, it can be selected 2-phase excitation, half- step, 1-2 phase excitation, W1-2 phase excitation and 2W1-2 phase excitation.

## SIMPLIFIED APPLICATION



Mix Decay effect for Motor current [Fig1:Slow Decay)

[Fig2:Mix Decay(25\%)】


Condition:
excitation mode :2W1-2 phase drive
fig1 DECAY1=L DECAY2=L
fig2 DECAY1=L DECAY2=H

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage (Pin 41, 43) | $\mathrm{V}_{\mathrm{M}}$ | 37 | V | *1 |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 448 | mW | *2 |
| Operating ambient temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +85 | ${ }^{\circ} \mathrm{C}$ | *3 |
| Operating junction temperature | $\mathrm{T}_{\mathrm{j}}$ | -20 to + 150 | ${ }^{\circ} \mathrm{C}$ | *3 |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ | *3 |
| Output pin voltage (Pin 1, 5, 24, 28, 29, 33, 52, 56) | $\mathrm{V}_{\text {OUT }}$ | 37 | V | *4 |
| Motor drive current 1 (Pin 24, 28, 29, 33) | lout1 | $\pm 1.0$ | A | *5 |
| Motor drive current 2 (Pin 1, 5, 52, 56) | $\mathrm{I}_{\text {OUT2 }}$ | $\pm 1.7$ | A | *5 |
| Flywheel diode current 1(Pin 24, 28, 29, 33) | $\mathrm{I}_{\text {f1 }}$ | $\pm 1.0$ | A | *5 |
| Flywheel diode current 2 (Pin 1, 5, 52, 56) | $\mathrm{I}_{\mathrm{f} 2}$ | $\pm 1.7$ | A | *5 |
| Input Voltage Range | $\mathrm{V}_{\text {RCSA }}, \mathrm{V}_{\text {RCSB }}, \mathrm{V}_{\mathrm{RCSC}}, \mathrm{V}_{\text {RCSD; }}$ | 2.5 | V | - |
|  | $V_{\text {DECAY2CD }}, V_{\text {DECAY2AB }}$ <br> $V_{\text {DECAY1CD }}, V_{\text {DECAYYAB }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {PWMSWAB }}, \mathrm{V}_{\text {PWMSWCD }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {VREFAB }}, \mathrm{V}_{\text {VREFCD }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {STPHAB }}, \mathrm{V}_{\text {STPHCD }}$ | -0.3 to 6 | V | *6 |
|  | $\mathrm{V}_{\text {Nfault }}$ | -0.3 to 6 | V | *6 |
|  | $\mathrm{V}_{\text {TEST }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\mathrm{BC} 2}$ | (VM-1) to 43 | V | *7 |
|  | $V_{\text {VPUMP }}$ | (VM-2) to 43 | V | *7 |
|  | $\begin{aligned} & \mathrm{V}_{\text {ST1AB }}, \mathrm{V}_{\text {ST2AB }}, \mathrm{V}_{\text {ST3AB }} \\ & \mathrm{V}_{\text {ST1CD }}, \mathrm{V}_{\text {ST2CD }}, \mathrm{V}_{\text {ST3CD }} \end{aligned}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {DIRAB }}, \mathrm{V}_{\text {DIRCD }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {CLKAB }}, \mathrm{V}_{\text {CLKCD }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {ENableab }}, \mathrm{V}_{\text {Enablecd }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{V}_{\text {StBY }}$ | -0.3 to 6 | V | - |
|  | $\mathrm{I}_{\text {STPHAB }}, \mathrm{I}_{\text {STPHCD }}$ | 2 | mA | *6 |
|  | $\mathrm{I}_{\text {NFAULT }}$ | 2 | mA | *6 |
|  | $\mathrm{I}_{\text {S5VOUT }}$ | -7 to 0 | mA | - |
| ESD | HBM (Human Body Model) | $\pm 2$ | kV | - |
|  | CDM (Charge Device Model) | $\pm 1$ | kV | - |

Notes). This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteeable as it is higher than our stated recommended operating range.
When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.
*1 : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.
*2 : The power dissipation shown is the value at $T_{a}=85^{\circ} \mathrm{C}$ for the independent (unmounted) LSI package without a heat sink. When using this LSI, refer to the $P_{D}-T_{a}$ diagram of the package standard and design the heat radiation with sufficient margin so that the allowable value might not be exceeded based on the conditions of power supply voltage, load, and ambient temperature.
*3 : Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$.

## ABSOLUTE MAXIMUM RATINGS (continued)

Notes) * 4 :This is a rated value of output voltage, and do not apply input voltage from outside to these pins. Set not to exceed the allowable range at any time.
*5 :Do not apply external current to any pin specially mentioned. For circuit currents, (+) denotes current flowing into the LSI and (-) denotes current flowing out of the LSI.
*6 :This pin is connected to open drain circuit inside. Connect a resistor in series with power supply.Do not exceed the rated value at any time. Refer to page 4 for the recommended value.
*7 : External voltage must not be applied to this pin. Do not exceed the rated value at any time.

## POWER DISSIPATION RATING

| Condition | $\theta_{\text {JA }}$ | PD $\left(\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathbf{C}\right)$ | PD $\left(\mathbf{T a}=85^{\circ} \mathbf{C}\right)$ |
| :--- | :---: | :---: | :---: |
| Mount on PWB *1 | $79.5^{\circ} \mathrm{C} / \mathrm{W}$ | 1572 mW | 818 mW |
| Without PWB | $144.9^{\circ} \mathrm{C} / \mathrm{W}$ | 863 mW | 448 mW |

Note). For the actual usage, please refer to the PD-Ta characteristics diagram in the package specification, supply voltage, load and ambient temperature conditions to ensure that there is enough margin follow the power and the thermal design does not exceed the allowable value.
*1: Glass-Epoxy: $50 \times 50 \times 0.8(\mathrm{~mm})$, heat dissipation fin: Dai-pad , the state where it does not mount.

## CAUTION

Although this has limited built-in ESD protection circuit, but permanent damage may occur on it. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | VM1,VM2 | 10 | 24 | 34 | V | *1 |
| Input Voltage Range | $\mathrm{V}_{\text {DECAY2CD }}, \mathrm{V}_{\text {DECAY2AB }}$ <br> $V_{\text {DECAY1CD }}, V_{\text {DECAY1AB }}$ | 0 | - | 5.5 | V | - |
|  | $\mathrm{V}_{\text {PWMSWAB }}, \mathrm{V}_{\text {PWMSWCD }}$ | 0 | - | 5.5 | V | - |
|  | $\mathrm{V}_{\text {VREFAB }}, \mathrm{V}_{\text {VREFCD }}$ | 0 | - | 5 | V | - |
|  | $\mathrm{V}_{\text {TEST }}$ | 0 | - | 5.5 | V | - |
|  | $\begin{aligned} & \mathrm{V}_{\text {ST1AB }}, \mathrm{V}_{\text {ST2AB }}, \mathrm{V}_{\text {ST3AB }} \\ & \mathrm{V}_{\text {ST1CD }}, \mathrm{V}_{\text {ST2CD }}, \mathrm{V}_{\text {ST3CD }} \end{aligned}$ | 0 | - | 5.5 | V | - |
|  | $\mathrm{V}_{\text {DIRAB }}, \mathrm{V}_{\text {DIRCD }}$ | 0 | - | 5.5 | V | - |
|  | $\mathrm{V}_{\text {CLKAB }}, \mathrm{V}_{\text {CLKCD }}$ | 0 | - | 5.5 | V | - |
|  | $\mathrm{V}_{\text {ENABLEAB }}, \mathrm{V}_{\text {Enablecd }}$ | 0 | - | 5.5 | V | - |
|  | $\mathrm{V}_{\text {STBY }}$ | 0 | - | 5.5 | V | - |
| External Constants | $\mathrm{C}_{\mathrm{BC}}$ | - | 0.01 | - | $\mu \mathrm{F}$ | - |
|  | $\mathrm{C}_{\text {VPUMP }}$ | - | 0.01 | - | $\mu \mathrm{F}$ | - |
|  | $\mathrm{C}_{\text {S5Vout }}$ | - | 0.1 | - | $\mu \mathrm{F}$ | - |
| Operating ambient temperature | Ta ${ }^{\text {opr }}$ | -20 | - | 85 | ${ }^{\circ} \mathrm{C}$ | - |
| Operating junction temperature | Tjopr | - | - | 120 | ${ }^{\circ} \mathrm{C}$ | - |

Note) *1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

## AN44071A

## ELECRTRICAL CHARACTERISTICS

$\mathrm{VM}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Symbol | Condition | Limits |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Power block |  |  |  |  |  |  |  |
| Output saturation voltage 1 High | $\mathrm{V}_{\mathrm{OH} 1}$ | $\begin{aligned} & I=-0.5 \mathrm{~A}(\operatorname{Pin} 24,28,29, \\ & 33) \end{aligned}$ | $\begin{aligned} & \mathrm{VM} \\ & -0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{VM} \\ & -0.3 \end{aligned}$ | - | V | - |
| Output saturation voltage 1 Low | $\mathrm{V}_{\text {OL1 }}$ | $\begin{aligned} & I=0.5 \mathrm{~A}(\operatorname{Pin} 24,28,29, \\ & 33) \end{aligned}$ | - | 0.48 | 0.75 | V | - |
| Output saturation voltage 2 High | $\mathrm{V}_{\mathrm{OH} 2}$ | $\begin{aligned} & I=-0.8 \mathrm{~A}(\operatorname{Pin} 1,5,52, \\ & 56) \end{aligned}$ | $\begin{aligned} & \text { VM } \\ & -0.55 \end{aligned}$ | $\begin{aligned} & \hline \text { VM } \\ & -0.35 \end{aligned}$ | - | V | - |
| Output saturation voltage 2 Low | $\mathrm{V}_{\mathrm{OL} 2}$ | $\mathrm{I}=0.8 \mathrm{~A}(\operatorname{Pin~1,~5,~52,~56)~}$ | - | 0.64 | 0.97 | V | - |
| Flywheel diode forward voltage 1 | $V_{\text {D1 }}$ | $\begin{aligned} & \mathrm{I}=0.5 \mathrm{~A}(\operatorname{Pin} 24,28,29, \\ & 33) \end{aligned}$ | 0.5 | 1 | 1.5 | V | - |
| Flywheel diode forward voltage 2 | $\mathrm{V}_{\text {D1 }}$ | $\mathrm{I}=0.8 \mathrm{~A}($ Pin $1,5,52,56)$ | 0.5 | 1 | 1.5 | V | - |
| Upper-side output OFF current | loutoff1 | $\begin{aligned} & \mathrm{V}_{\mathrm{M}}=37 \mathrm{~V}, \mathrm{~V}_{\mathrm{RCS}}=0 \mathrm{~V}, \\ & \mathrm{OUT}=0 \mathrm{~V} \end{aligned}$ | -10 | - | - | $\mu \mathrm{A}$ | *1 |
| Lower-side output OFF current | $\mathrm{l}_{\text {OUtoff2 }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{M}}=37 \mathrm{~V}, \mathrm{~V}_{\mathrm{RCS}}=0 \mathrm{~V}, \\ & \mathrm{OUT}=37 \mathrm{~V} \end{aligned}$ | - | - | 100 | $\mu \mathrm{A}$ | *1 |
| Supply current |  |  |  |  |  |  |  |
| Supply current (Active) | $I_{M}$ | $\begin{aligned} & \text { ENABLEAB = } \\ & \text { ENABLECD = Low, STBY } \\ & =\text { High } \end{aligned}$ | - | 10 | 19 | mA | - |
| Supply current (STBY) | $\mathrm{I}_{\text {MSTBY }}$ | STBY = Low | - | 22 | 40 | $\mu \mathrm{A}$ | - |
| I/O Block |  |  |  |  |  |  |  |
| STBY High-level input voltage | $\mathrm{V}_{\text {STBYH }}$ | - | 2.1 | - | 5.5 | V | - |
| STBY Low-level input voltage | $\mathrm{V}_{\text {StBYL }}$ | - | 0 | - | 0.6 | V | - |
| STBY High-level input current | $\mathrm{I}_{\text {STBY }}$ | STBY $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | - |
| STBY Low-level input current | $\mathrm{I}_{\text {StByL }}$ | STBY $=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | - |
| CLK High-level input voltage | $\mathrm{V}_{\text {CLKH }}$ | - | 2.1 | - | 5.5 | V | *2 |
| CLK Low-level input voltage | $\mathrm{V}_{\text {CLKL }}$ | - | 0 | - | 0.6 | V | *2 |
| CLK High-level input current | $\mathrm{I}_{\text {CLKH }}$ | CLK $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | *2 |
| CLK Low-level input current | $\mathrm{I}_{\text {CLKL }}$ | CLK $=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | *2 |
| CLK maximum input frequency | $\mathrm{f}_{\text {CLK }}$ | - | 50 | - | - | kHz | *2 |
| ENABLE High-level input voltage | $\mathrm{V}_{\text {Enableh }}$ | - | 2.1 | - | 5.5 | V | *3 |
| ENABLE Low-level input voltage | $\mathrm{V}_{\text {enablel }}$ | - | 0 | - | 0.6 | V | *3 |
| ENABLE High-level input current | $\mathrm{I}_{\text {ENableh }}$ | ENABLE $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | *3 |
| ENABLE Low-level input current | $\mathrm{I}_{\text {enablel }}$ | ENABLE $=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | *3 |

Notes) *1 :OUT represents AOUT1, AOUT2, BOUT1, BOUT2, COUT1, COUT2, DOUT1 and DOUT2.
*2 :CLK represents CLKAB and CLKCD.
*3 :ENABLE represents ENABLEAB and ENABLECD.

## ELECRTRICAL CHARACTERISTICS (continued)

$\mathrm{VM}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ unless otherwise noted.

| Parameter | Symbol | Condition | Limits |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| I/O Block (Continued) |  |  |  |  |  |  |  |
| PWMSW High-level input voltage | $\mathrm{V}_{\text {PWMSWH }}$ | - | 2.3 | - | 5.5 | V | *4 |
| PWMSW Middle-level input voltage | $\mathrm{V}_{\text {PWMSWm }}$ | - | 1.3 | - | 1.7 | V | *4 |
| PWMSW Low-level input voltage | $\mathrm{V}_{\text {PWMSWL }}$ | - | 0 | - | 0.6 | V | *4 |
| PWMSW High-level input current | $\mathrm{l}_{\text {PWMSWH }}$ | $P W M S W=5 \mathrm{~V}$ | 40 | 83 | 150 | $\mu \mathrm{A}$ | *4 |
| PWMSW Low-level input current | $\mathrm{I}_{\text {PWMSWL }}$ | $\mathrm{PWMSW}=0 \mathrm{~V}$ | -70 | -36 | -18 | $\mu \mathrm{A}$ | *4 |
| PWMSW open voltage | $\mathrm{V}_{\text {PWMSWo }}$ | - | 1.3 | 1.5 | 1.7 | V | *4 |
| DECAY High-level input voltage | $V_{\text {DECAYH }}$ | - | 2.1 | - | 5.5 | V | *5 |
| DECAY Low-level input voltage | $V_{\text {dECAYL }}$ | - | 0 | - | 0.6 | V | *5 |
| DECAY High-level input current | $\mathrm{I}_{\text {DECAYH }}$ | DECAY $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | *5 |
| DECAY Low-level input current | $\mathrm{I}_{\text {decay }}$ | DECAY $=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | *5 |
| DIR High-level input voltage | $\mathrm{V}_{\text {DIRH }}$ | - | 2.1 | - | 5.5 | V | *6 |
| DIR Low-level input voltage | $\mathrm{V}_{\text {DIRL }}$ | - | 0 | - | 0.6 | V | *6 |
| DIR High-level input current | $\mathrm{I}_{\text {DIRH }}$ | DIR $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | *6 |
| DIR Low-level input current | $\mathrm{I}_{\text {DIRL }}$ | DIR $=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | *6 |
| ST High-level input voltage | $\mathrm{V}_{\text {STH }}$ | - | 2.1 | - | 5.5 | V | *7 |
| ST Low-level input voltage | $\mathrm{V}_{\text {STL }}$ | - | 0 | - | 0.6 | V | *7 |
| ST High-level input current | $\mathrm{I}_{\text {STH }}$ | ST $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | *7 |
| ST Low-level input current | $\mathrm{I}_{\text {STL }}$ | $\mathrm{ST}=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | *7 |

Torque Control Block

| Input bias current 1 | $\mathrm{I}_{\text {REFH }}$ | $\mathrm{V}_{\text {REFAB }}=\mathrm{V}_{\text {REFCD }}=5 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{~A}$ | - |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Input bias current 2 | $\mathrm{I}_{\text {REFL }}$ | $\mathrm{V}_{\text {REFAB }}=\mathrm{V}_{\text {REFCD }}=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{~A}$ | - |
| PWM OFF time 1 | $\mathrm{T}_{\text {OFF1 }}$ | PWMSW = Low | 16.8 | 28 | 39.2 | $\mu \mathrm{~s}$ | $* 4$ |
| PWM OFF time 2 | $\mathrm{T}_{\text {OFF2 }}$ | PWMSW $=$ High | 9.1 | 15.2 | 21.3 | $\mu \mathrm{~s}$ | $* 4$ |
| PWM OFF time 3 | $\mathrm{T}_{\text {OFF3 }}$ | PWMSW $=$ Middle | 4.9 | 8.1 | 11.3 | $\mu \mathrm{~s}$ | $* 4$ |
| Pulse blanking time | $\mathrm{T}_{\mathrm{B}}$ | $\mathrm{V}_{\text {REFAB }}=\mathrm{V}_{\text {REFCD }}=0 \mathrm{~V}$ | 0.4 | 0.7 | 1.0 | $\mu \mathrm{~s}$ | - |
| Comp threshold | $\mathrm{VT}_{\text {CMP }}$ | $\mathrm{V}_{\text {REFAB }}=\mathrm{V}_{\text {REFCD }}=5 \mathrm{~V}$ | 475 | 500 | 525 | mV | - |


| Reference voltage block |
| :--- |
| Reference voltage $\mathrm{V}_{\text {S5VOUT }}$ $\mathrm{I}_{\text {S5VOUT }}=0 \mathrm{~mA}$ 4.75 5.0 5.25 V - <br> Output impedance $\mathrm{Z}_{\text {S5VOUT }}$ $\mathrm{I}_{\text {S5VOUT }}=-7 \mathrm{~mA}$ - - 10 $\Omega$ - |

Notes) *4 : PWMSW represents PWMSWAB and PWMSWCD.
*5 : DECAY represents DECAY1AB, DECAY2AB, DECAY1CD and DECAY2CD.
*6 : DIR represents DIRAB and DIRCD.
${ }^{*} 7$ : ST represents ST1AB, ST2AB, ST3AB, ST1CD, ST2CD and ST3CD.

## ELECRTRICAL CHARACTERISTICS (continued)

$\mathrm{VM}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ unless otherwise noted.

| Parameter | Symbol | Condition | Limits |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Abnomal detection output block |  |  |  |  |  |  |  |
| NFAULT pin output Low-level voltage | $\mathrm{V}_{\text {NFAULTL }}$ | $\mathrm{I}_{\text {NFAULT }}=1 \mathrm{~mA}$ | - | - | 0.2 | V | - |
| NFAULT pin output leak current | $\mathrm{I}_{\text {NFAULT(leak) }}$ | $\mathrm{V}_{\text {NFAULT }}=5 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ | - |
| Home Position/ STEP detection output block |  |  |  |  |  |  |  |
| STPH pin output Low-level voltage | $\mathrm{V}_{\text {STPHL }}$ | $\mathrm{I}_{\text {STPH }}=1 \mathrm{~mA}$ | - | - | 0.2 | V | *8 |
| STPH pin output leak current | $\mathrm{I}_{\text {STPH(leak) }}$ | $\mathrm{V}_{\text {STPH }}=5 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ | *8 |
| Test input block |  |  |  |  |  |  |  |
| TEST High-level input voltage | $\mathrm{V}_{\text {TESTH }}$ | - | 4.0 | - | 5.5 | V | - |
| TEST Low-level input voltage | $\mathrm{V}_{\text {TESTL }}$ | - | 0 | - | 0.6 | V | - |
| TEST High-level input current | $\mathrm{l}_{\text {TESTH }}$ | TEST $=5 \mathrm{~V}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ | - |
| TEST High-level input current | $\mathrm{I}_{\text {TESTL }}$ | TEST $=0 \mathrm{~V}$ | -2 | - | 2 | $\mu \mathrm{A}$ | - |

*8: STPH represents STPHAB and STPHCD.

## ELECRTRICAL CHARACTERISTICS (continued)

$\mathrm{VM}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ unless otherwise noted.

| Parameter | Symbol | Condition | Limits |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Output block |  |  |  |  |  |  |  |
| Output slew rate 1 | $\mathrm{VT}_{\mathrm{r}}$ | At the rising edge of output voltage, sink side of motor current | - | 350 | - | V/ $/ \mathrm{s}$ | *9 |
| Output slew rate 2 | VT ${ }_{\text {f }}$ | At the falling edge of output voltage, sink side of motor current | - | -400 | - | V/ $/ \mathrm{s}$ | *9 |
| Dead time | T ${ }_{\text {D }}$ | - | - | 0.8 | - | $\mu \mathrm{s}$ | *9 |
| Thermal shutdown protection |  |  |  |  |  |  |  |
| Thermal shutdown protection operating temperature | TSD ${ }_{\text {on }}$ | - | - | 150 | - | ${ }^{\circ} \mathrm{C}$ | *10 |
| Under voltage lockout |  |  |  |  |  |  |  |
| Protection start voltage | $\mathrm{V}_{\text {UVLO1 }}$ | - | - | 7.5 | - | V | *10 |
| Protection stop voltage | $\mathrm{V}_{\text {UVLO2 }}$ | - | - | 8.5 | - | V | *10 |

*9 :The characteristics of all outputs of AOUT1, AOUT2, BOUT1, BOUT2, COUT1, COUT2, DOUT1 and DOUT2 are shown.
*10 :Typical Value checked by design.

## PIN CONFIGURATION

|  | Top View |  |  |
| :---: | :---: | :---: | :---: |
| DOUT1 | 1 | 56 | COUT2 |
| N.C. | 2 | 55 | N.C. |
| RCSD | 3 | 54 | RCSC |
| N.C. | 4 | 53 | N.C. |
| DOUT2 | 5 | 52 | $\cdots$ COUT1 |
| DECAY1CD | 6 | 51 | $\cdots$ DECAY2CD |
| PWMSWCD | 7 | 50 | $\cdots$ ST1CD |
| VREFCD | 8 | 49 | ST2CD |
| STPHCD | 9 | 48 | $\cdots$ ST3CD |
| TjmonABCD | 10 | 47 | $\cdots$ DIRCD |
| NFAULT | 11 | 46 | CLKCD |
| TEST | 12 | 45 | ENABLEDCD |
| S5VOUT | 13 | 44 | $\cdots$ STBY |
| GND | 14 | 43 | VM1 |
| COM1 | 15 | 42 | $\ldots$ COM2 |
| BC1 | 16 | 41 | $\square \mathrm{VM} 2$ |
| BC2 | 17 | 40 | $\ldots$ ENABLEAB |
| VPUMP | 18 | 39 | $\cdots$ CLKAB |
| N.C. | 19 | 38 | $\cdots$ DIRAB |
| STPHAB | 20 | 37 | $\cdots$ ST3AB |
| VREFAB | 21 | 36 | $\cdots$ ST2AB |
| PWMSWAB | 22 | 35 | ST1AB |
| DECAY1AB | 23 | 34 | $\cdots$ DECAY2AB |
| BOUT2 | 24 | 33 | $\cdots$ AOUT1 |
| N.C. | 25 | 32 | $\cdots$ N.C. |
| RCSB | 26 | 31 | RCSA |
| N.C. | 27 | 30 | $\cdots$ N.C. |
| BOUT1 | 28 | 29 | $\cdots$ AOUT2 |

## PIN FUNCTIONS

| Pin No. | Pin name | Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | DOUT1 | Output | Phase D motor drive output 1 |
| $\begin{gathered} 2,4,19 \\ 25,27,30, \\ 32,53,55 \end{gathered}$ | N.C. | - | N.C. |
| 3 | RCSD | Input/Output | Phase D motor current detection |
| 5 | DOUT2 | Output | Phase D motor drive output 2 |
| 6 | DECAY1CD | Input | Phase C/D Mix Decay setup 1 |
| 7 | PWMSWCD | Input | Phase C/D PWM OFF period selection input |
| 8 | VREFCD | Input | Phase C/D Torque reference voltage input |
| 9 | STPHCD | Output | Phase C/D Home Position / Step detection signal output |
| 10 | TjmonABCD | Output | Phase A/B, C/D VBE monitor |
| 11 | NFAULT | Output | Abnormal detection output |
| 12 | TEST | Input | Test mode setup |
| 13 | S5VOUT | Output | Internal reference voltage (output 5 V ) |
| 14 | GND | Ground | Ground |
| 15 | COM1 | - | Die pad ground 1 |
| 16 | BC1 | Output | Capacitor connection 1 for charge pump |
| 17 | BC2 | Output | Capacitor connection 2 for charge pump |
| 18 | VPUMP | Output | Charge pump circuit output |
| 20 | STPHAB | Output | Phase A/B Home Position / Step detection signal output |
| 21 | VREFAB | Input | Phase A/B Torque reference voltage input |
| 22 | PWMSWAB | Input | Phase A/B PWM OFF period selection input |
| 23 | DECAY1AB | Input | Phase A/B Mix Decay setup 1 |
| 24 | BOUT2 | Output | Phase B motor drive output 2 |
| 26 | RCSB | Input/Output | Phase B motor current detection |
| 28 | BOUT1 | Output | Phase B motor drive output 1 |

## PIN FUNCTIONS (continued)

| Pin No. | Pin name | Type | Description |
| :---: | :---: | :---: | :---: |
| 29 | AOUT2 | Output | Phase A motor drive output 2 |
| 31 | RCSA | Input/Output | Phase A motor current detection |
| 33 | AOUT1 | Output | Phase A motor drive output 1 |
| 34 | DECAY2AB | Input | Phase A/B Mix Decay setup 2 |
| 35 | ST1AB | Input | Phase A/B excitation selection 1 |
| 36 | ST2AB | Input | Phase A/B excitation selection 2 |
| 37 | ST3AB | Input | Phase A/B excitation selection 3 |
| 38 | DIRAB | Input | Phase A/B rotation direction setup |
| 39 | CLKAB | Input | Phase A/B clock input |
| 40 | ENABLEAB | Input | Phase A/B Enable / disable CTL |
| 41 | VM2 | Power supply | Power supply 2 for motor |
| 42 | COM2 | - | Die pad ground 2 |
| 43 | VM1 | Power supply | Power supply 1 for motor |
| 44 | STBY | Input | Standby |
| 45 | ENABLECD | Input | Phase C/D Enable / disable CTL |
| 46 | CLKCD | Input | Phase C/D clock input |
| 47 | DIRCD | Input | Phase C/D rotation direction setup |
| 48 | ST3CD | Input | Phase C/D excitation selection 3 |
| 49 | ST2CD | Input | Phase C/D excitation selection 2 |
| 50 | ST1CD | Input | Phase C/D excitation selection 1 |
| 51 | DECAY2CD | Input | Phase C/D Mix Decay setup 2 |
| 52 | COUT1 | Output | Phase C motor drive output 1 |
| 54 | RCSC | Input/Output | Phase C motor current detection |
| 56 | COUT2 | Output | Phase C motor drive output 2 |

Notes) Concerning detail about pin description, please refer to OPERATION and APPLICATION INFORMATION section. AN44071A

## FUNCTIONAL BLOCK DIAGRAM



[^0]
## OPERATION

## 1. Control mode

Note)* is $A B$ or CD.

1) Truth table (Excitation select)

| ENABLE* | DIR* | ST1* | ST2* | ST3* |  | Output excitation mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low | - | - | - | - | - | Output OFF |
| High | Low | Low | Low | Low | Phase B/D $90^{\circ}$ delay to phase A/C | 2-phase excitation drive (4-step sequence) |
| High | Low | Low | High | Low |  | Half step drive (8-step sequence) |
| High | Low | High | Low | Low |  | 1-2 phase excitation drive (8-step sequence) |
| High | Low | High | High | Low |  | W1-2 phase excitation drive (16-step sequence) |
| High | Low | - | - | High |  | 2W1-2 phase excitation drive (32-step sequence) |
| High | High | Low | Low | Low | Phase B/D $90^{\circ}$ advance to phase A/C | 2-phase excitation drive (4-step sequence) |
| High | High | Low | High | Low |  | Half step drive (8-step sequence) |
| High | High | High | Low | Low |  | 1-2 phase excitation drive (8-step sequence) |
| High | High | High | High | Low |  | W1-2 phase excitation drive (16-step sequence) |
| High | High | - | - | High |  | 2W1-2 phase excitation drive (32-step sequence) |

2) Truth table (Control / Charge pump circuit)

| STBY | ENABLE* | Control / Charge <br> pump circuit | Output transistor |
| :---: | :---: | :---: | :---: |
| Low | - | OFF | All channel output : OFF |
| High (*3) | Low | ON | OFF (*4) |
| High (*3) | High | ON | ON |

4) Truth table (Decay selection)

| DECAY1 $^{*}$ | DECAY2 $^{*}$ | Decay control (*6) |
| :---: | :---: | :---: |
| Low | Low | Slow Decay |
| Low | High | $25 \%$ |
| High | Low | $50 \%$ |
| High | High | $100 \%$ |

Note) The above rate is applied to Fast Decay every PWM OFF period.
6) Truth table (NFAULT output)

| TSD (*1) | OCP (*2) | NFAULT | Output transistor |
| :---: | :---: | :---: | :---: |
| Thermal shutdown <br> protection start | - | Low | All channel output : OFF |
| - | Over-current detection start | Low | All channel output : OFF |
| Thermal shutdown <br> protection stop | Over-current detection stop | Hi-Z | ON |

Notes) *1: TSD is a latch type protection
$\rightarrow$ The protection operation starts at $150^{\circ} \mathrm{C}$. (All motor outputs are turned off, and latched.) / The latch is released by Standby or UVLO.
*2 : OCP is a latch type protection
$\rightarrow$ All motor outputs are turned off by over-current detection, and be latched. / The latch is released by Standby or UVLO. In addition, All motor outputs are turned off at under UVLO.
*3 : Input external signals to STBY pin in order to set STBY signal to High-level.
Because, STBY pin cannot be set to High-level when it is connected to S5VOUT(Pin13).
*4 : The output transistors of $A B / C D$ channel are controlled by ENABLEAB/CD respectively.
*5 : The PWM OFF intervals of $A B / C D$ channel are set by PWMSWAB/CD respectively.
*6 : The Decay controls of $A B / C D$ channel are set by DECAY1AB/CD ( DECAY2AB/CD) respectively.

## OPERATION (continued)

2. Each phase current value
1) 1-2 phase, W1-2 phase, 2W1-2 phase DIRAB / DIRCD = Low

Note) The definition of Phase A, B, C and D current " $100 \%$ " : (VREFAB(VREFCD) $\times 0.1$ ) / Motor current detection resistance

| 1-2 phase <br> (8-Step) | W1-2 phase (16-Step) | 2W1-2 phase (32-Step) | A/C phase current (\%) | B/D phase current (\%) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 70.7 | -70.7 |
| - | - | 2 | 83.2 | -55.6 |
| - | 2 | 3 | 92.4 | -38.3 |
| - | - | 4 | 98.1 | -19.5 |
| 2 | 3 | 5 | 100 | 0 |
| - | - | 6 | 98.1 | 19.5 |
| - | 4 | 7 | 92.4 | 38.3 |
| - | - | 8 | 83.2 | 55.6 |
| 3 | 5 | 9 | 70.7 | 70.7 |
| - | - | 10 | 55.6 | 83.2 |
| - | 6 | 11 | 38.3 | 92.4 |
| - | - | 12 | 19.5 | 98.1 |
| 4 | 7 | 13 | 0 | 100 |
| - | - | 14 | -19.5 | 98.1 |
| - | 8 | 15 | -38.3 | 92.4 |
| - | - | 16 | -55.6 | 83.2 |
| 5 | 9 | 17 | -70.7 | 70.7 |
| - | - | 18 | -83.2 | 55.6 |
| - | 10 | 19 | -92.4 | 38.3 |
| - | - | 20 | -98.1 | 19.5 |
| 6 | 11 | 21 | -100 | 0 |
| - | - | 22 | -98.1 | -19.5 |
| - | 12 | 23 | -92.4 | -38.3 |
| - | - | 24 | -83.2 | -55.6 |
| 7 | 13 | 25 | -70.7 | -70.7 |
| - | - | 26 | -55.6 | -83.2 |
| - | 14 | 27 | -38.3 | -92.4 |
| - | - | 28 | -19.5 | -98.1 |
| 8 | 15 | 29 | 0 | -100 |
| - | - | 30 | 19.5 | -98.1 |
| - | 16 | 31 | 38.3 | -92.4 |
| - | - | 32 | 55.6 | -83.2 |

## OPERATION (continued)

2. Each phase current value (continued)
2) 1-2 phase, W1-2 phase, 2W1-2 phase DIRAB / DIRCD $=$ High

Note) The definition of Phase A, B, C and D current " $100 \%$ " : (VREFAB(VREFCD) $\times 0.1$ ) / Motor current detection

| 1-2 phase (8-Step) | W1-2 phase (16-Step) | 2W1-2 phase (32-Step) | A/C phase current (\%) | B/D phase current (\%) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 70.7 | -70.7 |
| - | - | 2 | 55.6 | -83.2 |
| - | 2 | 3 | 38.3 | -92.4 |
| - | - | 4 | 19.5 | -98.1 |
| 2 | 3 | 5 | 0 | -100 |
| - | - | 6 | -19.5 | -98.1 |
| - | 4 | 7 | -38.3 | -92.4 |
| - | - | 8 | -55.6 | -83.2 |
| 3 | 5 | 9 | -70.7 | -70.7 |
| - | - | 10 | -83.2 | -55.6 |
| - | 6 | 11 | -92.4 | -38.3 |
| - | - | 12 | -98.1 | -19.5 |
| 4 | 7 | 13 | -100 | 0 |
| - | - | 14 | -98.1 | 19.5 |
| - | 8 | 15 | -92.4 | 38.3 |
| - | - | 16 | -83.2 | 55.6 |
| 5 | 9 | 17 | -70.7 | 70.7 |
| - | - | 18 | -55.6 | 83.2 |
| - | 10 | 19 | -38.3 | 92.4 |
| - | - | 20 | -19.5 | 98.1 |
| 6 | 11 | 21 | 0 | 100 |
| - | - | 22 | 19.5 | 98.1 |
| - | 12 | 23 | 38.3 | 92.4 |
| - | - | 24 | 55.6 | 83.2 |
| 7 | 13 | 25 | 70.7 | 70.7 |
| - | - | 26 | 83.2 | 55.6 |
| - | 14 | 27 | 92.4 | 38.3 |
| - | - | 28 | 98.1 | 19.5 |
| 8 | 15 | 29 | 100 | 0 |
| - | - | 30 | 98.1 | -19.5 |
| - | 16 | 31 | 92.4 | -38.3 |
| - | - | 32 | 83.2 | -55.6 |

## OPERATION (continued)

## 3. Each phase current value(Timing chart)

1) 2-phase excitation drive (4-step sequence)
(ST1AB/ST1CD = Low, ST2AB/ST2CD = Low, ST3AB/ST3CD = Low)

2) Half step drive (8-step sequence)
(ST1AB/ST1CD = Low, ST2AB/ST2CD = High, ST3AB/ST3CD = Low)

(DIRAB/DIRCD $=$ High $)$

## OPERATION (countinued)

3. Each phase current value (Timing chart) (continued)
3) 1-2-phase excitation (8-step sequence)
(ST1AB/ST1CD $=$ High, ST2AB/ST2CD $=$ Low, ST3AB/ST3CD = Low)


## Panasonic

## OPERATION (countinued)

## 3. Each phase current value (Timing chart) (continued)

4) W1-2-phase excitation (16-step sequence)
(ST1AB/ST1CD = High, ST2AB/ST2CD = High, ST3AB/ST3CD = Low)


## Panasonic

## OPERATION (continued)

## 3. Each phase current value (Timing chart) (continued)

5) 2W1-2-phase excitation (32-step sequence) $(S T 3 A B / S T 3 C D=$ High $)$


## OPERATION (continued)

## 4. Timing chart when DIR switches

(Example 1) Timing chart at 1-2-phase excitation (DIRAB/DIRCD : Low $\rightarrow$ High)

(Example 2) Timing chart at 1-2-phase excitation (DIRAB/DIRCD : High $\rightarrow$ Low)


When DIRAB(DIRCD) switches,
the state before switching is kept and operates continuously.

## Panasonic

## AN44071A

## OPERATION (continued)

## 5. Home Position function (TEST=High)

This LSI has built-in Home Position function to reduce the displacement of motor current state at the change of excitation mode during motor drive. Low-level voltage is output to STPHAB pin and STPHCD pin at the timing when the displacement of motor current state doesn't occur at the change of excitation mode. The timing when Low-level voltage is output to STPHAB pin and STPHCD pin is as follows. The Home Position function becomes valid by setting TEST pin to High.
Connect pull-up resistor to power supply (recommendation : S5VOUT), because STPHAB pin and STPHCD pin are composed by open drain circuit. The recommended value of pull-up resistor is $10 \mathrm{k} \Omega$.

Home Position output timing chart (DIRAB / DIRCD = Low)

1) 2W1-2-phase excitation


## OPERATION (continued)

## 5. Home Position function(TEST=High)(continued)

Home Position output timing chart (DIRAB / DIRCD = Low) (continued)
2) W1-2-phase excitation


## Panasonic

## OPERATION (continued)

## 5. Home Position function (TEST=High) (continued)

Home Position output timing chart (DIRAB / DIRCD = Low)(continued)
3) 1-2-phase excitation

4) Half step


## OPERATION (continued)

5. Home Position function (TEST=High) (continued)

Home Position output timing chart (DIRAB / DIRCD = Low) (continued)
5) 2-phase excitation


## OPERATION (continued)

## 6. STEP detection output function (TEST = Low)

Whenever edges signal is input into clock input pins, this LSI outputs Low pulse signal from step detection output pins. The Low pulse width depend on each excitation mode. Refer to the below table. The STEP detection function becomes valid by setting TEST pin to Low. Connect pull-up resistor to supply voltage (Recommendation : S5VOUT), because STPHAB pin and STPHCD pin are composed by open drain circuit.


Table Step detection output pulse width

|  | 2-phase excitation | Half step <br> $/ 1-2 ~ p h a s e ~ e x c i t a t i o n ~$ | W1-2-phase <br> excitation | 2W1-2-phase <br> excitation |
| :---: | :---: | :---: | :---: | :---: |
| Pulse width (T1) | About $20 \mu \mathrm{~s}$ | About $20 \mu \mathrm{~s}$ | About $10 \mu \mathrm{~s}$ | About $5 \mu \mathrm{~s}$ |

## 7. Over-current protection function

This LSI has over-current protection (OCP) circuit to protect from the ground-fault etc. of the motor output. When motor current more than setting value flows to power MOS for about $3.8 \mu \mathrm{~s}$ (Typ.) due to the ground-fault, all motor outputs are turned OFF by latch operation. OCP is canceled by STBY = Low or UVLO (Under-voltage lockout) operation. However, the OCP circuit do not guaranteed the protection circuit of set. Therefore, do not use the OCP function of this LSI to protect a set. Note that this LSI might break before the protection function operates when it instantaneously exceeds the safe operation area and the maximum rating. When the inductor element is large due to the length of wiring at ground-fault, note that this LSI might break. Because the motor output voltage falls on a negative voltage or excessively rises after motor current excessively flows to motor outputs. The setup current of the OCP (reference) is as follows.

Table Over-current protection setup current (Typ. value)

|  | A/Bch motor output | C/Dch motor output |
| :---: | :---: | :---: |
| Setup current | 2.2 A | 3.3 A |

8. About inputting the supply voltage to IF pins when VM power supply is not applied.

This LSI does the measures of error for inputting voltage to IF pins when VM power supply is not applied.
IF pin: ENABLE*, DIR*, ST1*, ST2*, ST3*, CLK*, STBY, VREF* (* : AB or CD)
Therefore, this LSI doesn't break and it doesn't cause error operation by the input voltage to the IF pins when VM supply voltage is not supplied.

## APPLICATIONS INFORMATION

## 1. Notes

1) Pulse blanking time

This LSI has pulse blanking time ( $0.7 \mu \mathrm{~s} / \mathrm{Typ}$. value) to prevent erroneous current detection caused by noise. Therefore, the motor current value will not be less than current determined by pulse blanking time. Pay attention at the time of low current control. The relation between pulse blanking time and minimum current value is shown as Chart 1. In addition, increase-decrease of motor current value is determined by $L$ value, wire wound resistance, induced voltage and PWM on Duty inside a motor.


Chart 1. RCS current waveform
2) VREF voltage

When VREF* voltage is set to Low-level, erroneous detection of current might be caused by noise because threshold of motor current detection comparator becomes low (= VREF/10 $\times$ motor current ratio [\%] .
Use this LSI after confirming no misdetection with setup VREF* voltage.
If VREF* pin is open, input voltage might be irregular and rise, a large current might flow to the output. Therefore do not use on condition that VREF* pin is open.
3) Notes on interface

Absolute maximum of Pin 6 to 8, Pin 12, Pin 21 to 23, Pin 34 to 40 and Pin 44 to 51 is -0.3 V to 6 V . When the setup current for a motor is large and lead line of GND is long, GND pin potential might rise. Take notice that interface pin potential is negative to difference in potential between GND pin reference and interface pin in spite of inputting 0 V to the interface pin. At that time, pay attention allowable voltage range must not be exceeded.
4) Notes on test mode

When inputting voltage of above 0.6 V and below 4.0 V to TEST (Pin 12), this LSI might become test mode. When disturbance noise etc. makes this LSI test mode, motor might not operate normally. Therefore, use this LSI on condition that TEST pin is shorted to GND or S5VOUT at normal motor operation.


[^0]:    Note) This block diagram is for explaining functions. Part of the block diagram may be omitted, or it may be simplified.

