# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **Driver IC for 3-phase Brushless Motor**

## **FEATURES**

- Supply voltage range: 4.5 V ~ 26.4 V
- Built-in 5-V regulator
- 3-phase full-wave sine-wave PWM drive by 1-Hall-sensor
- Selectable Input Mode: Either linear voltage input or PWM input through VSP pin
- Controllable lower limit for linear voltage input mode through VSPL pin
- Conduction angle auto driver phase shift correction
- Rotation direction selectable (Forward/Reverse)
- FG pulse divide selectable
- Sleep mode
- Various protection functions: Under Voltage Lock Out (UVLO), Over Voltage Lock Out (OVLO), Thermal protection, Over Load Protection, and Over Current Protection

## DESCRIPTION

 AN44142A is a driver IC for 3-phase brushless motor optimized for fan motors. By employing the rotor position detector and sine wave PWM drive by 1-Hall-sensor, this IC achieves component reduction and miniaturization of motor set as well as motor drive at low noise, low vibration and low power consumption.

## **APPLICATIONS**

• Driver IC for 3-phase brushless fan motor



Notes: The application circuit is an example. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit in the design of the equipment.

AN44142A 3-phase full-wave sine-wave PWM drive

 $V_{CC}$  = 12 V,  $V_{FR}$  = 0 V,  $V_{VSP}$  = PWM mode (60kHz,Duty60%)



#### Established : 2014-05-14 Revised : 2014-07-08



## **CONTENTS**

FEATURES	1
DESCRIPTION	1
APPLICATIONS	1
TYPICAL APPLICATION	1
TYPICAL CHARACTERISTICS	1
CONTENTS	2
ABSOLUTE MAXIMUM RATINGS	3
POWER DISSIPATION RATING	3
RECOMMENDED OPERATING CONDITIONS	4
ELECTRICAL CHARACTERISTICS	5
PIN FUNCTIONS	9
PIN CONFIGURATION	9
FUNCTIONAL BLOCK DIAGRAM	10
OPERATION	11
AREA OF SAFE OPERATION	33
PIN EQUIVALENT CIRCUIT	34
PACKAGE INFORMATION	41
IMPORTANT NOTICE	44
USAGE PRECAUTIONS	46

## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit	Notes
Supply voltage	V <sub>CC</sub>	28	$\vee$	*1
Operating ambient temperature	T <sub>opr</sub>	– 40 $\sim$ + 95	°C	*2
Storage temperature	T <sub>stg</sub>	– 55 $\sim$ +150	°C	*2
	V <sub>VREG</sub>	$-0.3 \sim 6.0$	$\vee$	*3
Input Voltage Range	$\begin{array}{c} V_{SLEEP}, V_{H1H}, V_{H1L}, V_{FGSEL}, \\ V_{VSP}, V_{VSPL}, V_{FR}, V_{RDS}, V_{PS}, V_{OVS} \end{array}$	$-0.3\sim 6.0$	V	_
	V <sub>TRI</sub> ,V <sub>SST</sub>	$-0.3 \sim 6.0$	$\vee$	
	$V_{FG}, V_{RD}$	$-0.3 \sim 6.0$	V	—
	V <sub>VREG</sub>	$-0.3 \sim 6.0$	V	—
Output Voltage Range	V <sub>RCS</sub>	$-0.3 \sim 6.0$	$\vee$	*4
	V <sub>BC1</sub>	28	V	*4
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		*4	
	I <sub>Udc</sub> , I <sub>Vdc</sub> , I <sub>Wdc</sub>	± 600	mA	*5
	I <sub>Upeak</sub> , I <sub>Vpeak</sub> , I <sub>Wpeak</sub>	± 2200	mA	*5, *6
Oulput Current Range	I <sub>FG</sub> ,I <sub>RD</sub>	5	mA	
	I <sub>VREG</sub>	-10	mA	_
ESD	HBM	2	kV	

Notes: This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteed as it is higher than our stated recommended operating range. When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.

\*1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

\*2: Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for Ta = 25°C.
\*3: Applying external voltage to this pin is possible only when this pin and VCC pin is connected.

When applying external voltage to this pin, do not exceed the stated ratings even in transient state.

\*4: Applying external voltage into these pins is prohibited. Do not exceed the stated ratings even in transient state.

\*5: Applying external voltage into these pins is prohibited. Do not exceed the stated ratings even in transient state.

\*6: For  $VCC \ge 5.6$  V, output current of  $\pm 2200$  mA is only allowed within 100µs.

For VCC < 5.6 V, output current of  $\pm 1500$  mA is only allowed within 100µs.

## POWER DISSIPATION RATING

Package	$\theta_{j-a}$	$\theta_{j-c}$	Р <sub>D</sub> (T <sub>a</sub> =25 °С)	Р <sub>D</sub> (T <sub>a</sub> =70 °С)
24 pin Plastic Quad Flat Non-leaded Package (QFN type)	56.1 °C/W	4.4 °C/W	2.22 W	1.42 W

Notes: For the actual usage, please refer to the P<sub>D</sub>-T<sub>a</sub> characteristics diagram in the package specification, follow the power supply voltage, load and ambient temperature conditions to ensure that there is enough margin and the thermal design does not exceed the allowable value.

\*1: Glass-Epoxy Substrate (2 Layers) : 50 x 50 x 0.8t (mm), Heat dissipation fin: Die-pad, Soldered. (Heat dissipation via 2 layer board)



### CAUTION

Although this IC has built-in ESD protection circuit, it may still sustain permanent damage if not handled properly. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates.

## AN44142A

## **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply voltage range	V <sub>cc</sub>	4.5	_	26.4	V	_
	V <sub>SLEEP</sub>	0	_	V <sub>VREG</sub>	V	*1
	V <sub>H1H</sub>	0	_	V <sub>VREG</sub>	V	*1
	V <sub>H1L</sub>	0	_	V <sub>VREG</sub>	V	*1
	V <sub>PS</sub>	0	_	$V_{VREG}$	V	*1
	V <sub>RDS</sub>	0 — V <sub>VREG</sub>		V	*1	
input voltage lange	$\frac{V_{\text{NDS}}}{V_{\text{OVS}}} = \frac{V_{\text{VREG}}}{0} = \frac{V_{\text{VREG}}}{V_{\text{VREG}}}$		V	*1		
	V <sub>FGSEL</sub>	0	—	$V_{VREG}$	V	*1
	V <sub>VSP</sub>	0	_	V <sub>VREG</sub>	V	*1
	V <sub>VSPL</sub>	0	_	$V_{VREG}$	V	*1
	V <sub>FR</sub>	0		$V_{VREG}$	V	*1
	C <sub>VCC</sub>	4.7μ			F	*2,*3
	C <sub>VCC1</sub>	—	0.1µ		F	*2,*3
	C <sub>VREG</sub>	—	0.1µ		F	*2,*4
	C <sub>SST</sub>	22p	1800p		F	*2,*5
	C <sub>BC</sub>	—	0.1μ		F	*2,*4
External constants	C <sub>VPUMP</sub>	—	0.1µ		F	*2,*4
	C <sub>TRI</sub>	220p	390p	1300p	F	*2,*5
	R <sub>RCS</sub>	0.15	0.22		Ω	*2,*5,*6
	R <sub>VH</sub>	_	1k	_	Ω	*2,*5
	C <sub>FGSEL</sub>		0.01µ	_	F	*2,*7
	C <sub>VSP</sub>		0.1µ	_	F	*2,*8

Note: \*1: For setting range of input control voltage, refer to Electrical Characteristics (page 5 - 8) and Operation (page 11 - 32).

\*2: Operation of mass production set is not guaranteed. Perform enough evaluation and verification on the design of mass production set.

\*3: Please perform sufficient evaluation and verification to ensure that VCC pin voltage ripple is reduced.

- \*4: It is recommended to use the values indicated.
- \*5: Please choose the setting according to the usage. Please refer to the Electrical Characteristics (page 5 8) and Operation (page 11 32).
- \*6: Do not use resistor of value smaller than this. When using value smaller than the minimum value, latch-up function which is used to prevent thermal damage may operate due to external factors (PCB heat dissipation, metal impedance, etc...) or internal factors (threshold change, etc...).
- \*7: When using with FGSEL pin open, please connect capacitor to the FGSEL pin to prevent noise and carry out sufficient evaluation and verification.

\*8: When VSP pin is used for DC input, it is recommended to insert a capacitor to the VSP pin.

## **ELECTRICAL CHARACTERISTICS**

 $V_{\rm CC}$  = 12.0 V,  $V_{\rm VREG}$  = 5.0 V

Note:  $T_a = 25^{\circ}C \pm 2^{\circ}C$  unless otherwise noted.

Parameter		Symbol	Condition		Limits		Unit	Note
		Symbol	Condition	Min	Тур	Max	Onit	NOLE
Cir	cuit Current		1			1		
	V <sub>CC</sub> current	I <sub>CC1</sub>	—	3.0	5.6	9.0	mA	—
	$V_{CC}$ current at sleep mode	I <sub>CC3</sub>	V <sub>SLEEP</sub> = H	—	_	50	μA	—
Re	gulator Block			-		-	-	-
	VREG voltage	$V_{VREG}$	_	4.7	5	5.3	V	—
	Output impedance	$Z_{VREG}$	$I_{VREG} = -10 \text{ mA}$	—	_	10	Ω	—
FG	Block							
	FG output (low voltage)	$V_{FGL}$	I <sub>FG</sub> = 1.0 mA	—	0.1	0.3	V	—
RD	Block							
	RD output (low voltage)	V <sub>RDL</sub>	I <sub>RD</sub> = 1.0 mA	-	0.1	0.3	V	—
Ρο	wer Block							
	On resistance	R <sub>ONHL</sub>	I = 400 mA	0.5	1.0	1.5	Ω	—
	On resistance (Vcc=4.5V)	R <sub>ONHL</sub>	Vcc = 4.5V	_	1.25	2.05	Ω	_
	Diode forward voltage	Va	l = 400  mA	0.6	0.8	1	V	_
Mo	tor Lock Protection	♥ DI		0.0	0.0		•	
	Lock detection time	t, covu	_	0.35	0.5	0.65	s	_
	Lock release time	LOCK1		3.5	5	6.5	6	_
				0.0 Q	10	11		
0.	er Current Protection	• • RATIO		Ŭ	10			
		V		0.225	0.250	0.275	V	
<u> </u>		V <sub>CL1</sub>	—	0.225	0.250	0.275	v	_
Hal	l Block			1				
	Input dynamic range	$V_{HALL}$	_	0	_	VREG - 2.0V	V	—
	Pin current	I <sub>HALL</sub>	—	-2	0	2	μA	—
	Input offset voltage for H1H—H1L drop	V <sub>HOFS</sub>	-	-6	0	6	mV	_
	Min. input amplitude voltage	V <sub>HA</sub>	—	25	_	_	mV	—
	Hysteresis width	V <sub>HHYS</sub>	_	7.5	10	13	mV	—
SLI	EEP		•	•		•		
	Low-level input voltage	V <sub>SLL</sub>	_	—	_	0.5	V	_
	High-level input voltage	V <sub>SLH</sub>	_	2.5	_	—	V	—
1	Open-circuit voltage	V <sub>SLZ</sub>	_	—	0	0.3	V	—
	Input impedance	Z <sub>SL</sub>	—	70	100	130	kΩ	_

## **ELECTRICAL CHARACTERISTICS (Continued)**

 $V_{CC}$  = 12.0 V,  $V_{VREG}$  = 5.0 V

Note:  $T_a = 25^{\circ}C \pm 2^{\circ}C$  unless otherwise noted.

	Parameter	Symbol	Condition	Limits			Unit	Noto
	Farameter	Symbol	Condition	Min	Тур	Max	Unit	Note
vs	P							
	Pin current	I <sub>VSP</sub>	V <sub>VSP</sub> =5.0V	_	15	45	μA	—
VS	P DC Input Control							
	Stop control VSP input	V <sub>VSPDCL</sub>	—	0.9	1.0	1.1	V	—
	Max. speed VSP input	V <sub>VSPDCH</sub>	—	3.6	4.0	4.4	V	—
VS	P PWM Input Control							
	Stop control VSP input	V <sub>VSPPWML</sub>	V <sub>VREG</sub> =V <sub>OSC</sub> =5.0V	2	3	4	%	*1,*2 *3
	Max. speed VSP input	V <sub>VSPPWMH</sub>	V <sub>VREG</sub> =V <sub>OSC</sub> =5.0V	_	100	_	%	*1,*2 *5
	Low-level input voltage during PWM input	V <sub>VSPLL</sub>	V <sub>VREG</sub> =V <sub>OSC</sub> =5.0V	_		1.0	V	*1,*2
	High-level input voltage during PWM input	$V_{VSPHL}$	$V_{VREG} = V_{OSC} = 5.0V$	2.0		_	V	*1,*2
	PWM input frequency range	F <sub>PWM</sub>	-	15	—	100	kHz	*1,*2
vs	PL DC Input Control					-		
	VSPL enabled input voltage range	V <sub>VSPL</sub>	—	1.3	_	3.0	V	—
	Pin current	I <sub>VSPL</sub>	V <sub>VSPL</sub> =5.0V	—	5	15	μA	—
Inte	ernal Oscillation Frequency							
	Internal oscillation frequency	f <sub>OSC</sub>	—	17.5	25	32.5	MHz	—
Tria	angle Wave Oscillator for PWM Wav	eform (TRI	pin)					
	Amplitude	V <sub>TRI</sub>	—	1.36	1.53	1.70	Vpp	—
	External capacitor charging current	I <sub>TRI1</sub>	V <sub>TRI</sub> =0.5V	-83.5	-64.5	-45.5	μA	_
	External capacitor discharging current	I <sub>TRI2</sub>	V <sub>TRI</sub> =2.0V	45.5	64.5	83.5	μA	
	TRI pin input voltage during PWM control	V <sub>TRITH</sub>	—	2.9	1	_	V	*2
Tria	angle Wave Oscillator during Soft S	tart (SST pi	n)					
	Amplitude	V <sub>SST</sub>	—	0.75	1.0	1.25	Vpp	_
	External capacitor charging current	I <sub>SST1</sub>	V <sub>SST</sub> =0.6V	-6.0	-4.0	-2.0	μA	—
	External capacitor discharging current	I <sub>SST2</sub>	V <sub>SST</sub> =1.6V	2.0	4.0	6.0	μA	—
	SST pin input voltage when Soft Start not used	V <sub>SSTTH</sub>	—	2.9	_	_	V	*4

Note: \*1: During PWM control, VSPL pin must be connected to GND. \*2: During PWM control setting, TRI pin must be connected to VREG pin.

\*3: It is recommended to input 0% Duty (Low input) when input STOP.

\*4: When Soft Start is not in used, SST pin must be connected to VREG pin.

\*5: Typical Design Value.

## **ELECTRICAL CHARACTERISTICS (Continued)**

 $V_{CC}$  = 12.0 V,  $V_{VREG}$  = 5.0 V

Note:  $T_a = 25^{\circ}C \pm 2^{\circ}C$  unless otherwise noted.

	Deveneeder	Cumhal	Condition	Limits		Unit	Nata	
	Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
FR	(3-State Input circuit)							
	Low-level input voltage	V <sub>FRL</sub>	—	_		0.8	V	—
	Mid-level input voltage	V <sub>FRM</sub>	—	1.3		2.0	V	_
	High-level input voltage	V <sub>FRH</sub>	—	2.5	_	_	V	—
	Open-circuit voltage	V <sub>FRZ</sub>	—	1.4	1.65	1.9	V	—
	Pin current	I <sub>INFR</sub>	V <sub>FR</sub> =0V	- 40	- 20	_	μA	—
FG	SEL (3-State Input circuit)	-		-	-		-	<u>.</u>
	Low-level input voltage	V <sub>FGSELL</sub>	—	_	_	1.0	V	—
	High-level input voltage	V <sub>FGSELH</sub>	—	4.0	_	_	V	*1
	Open-circuit voltage	V <sub>FGSELZ</sub>	—	1.8	2.4	2.8	V	*2
	Pin current	I <sub>INFG</sub>	V <sub>FGSEL</sub> = 0 V	- 40	- 20		μA	—
PS	(2-State Input circuit)							
	Low-level input voltage	V <sub>PSL</sub>	—			1.0	V	—
	High-level input voltage	V <sub>PSH</sub>	—	4.0			V	*1
	Open-circuit voltage	V <sub>PSZ</sub>	—		0.0	0.5	V	—
	Pin current	I <sub>INPS</sub>	V <sub>PS</sub> = 5.0 V		5	15	μA	—
RD	S (2-State Input circuit)							
	Low-level input voltage	V <sub>RDSL</sub>	—			1.0	V	—
	High-level input voltage	V <sub>RDSH</sub>	—	4.0			V	*1
	Open-circuit voltage	V <sub>RDSZ</sub>	—		0.0	0.5	V	—
	Pin current	I <sub>INRDS</sub>	V <sub>RDS</sub> = 5.0 V		5	15	μA	—
٥v	S (2-State Input circuit)							
	Low-level input voltage	V <sub>OVSL</sub>	—			1.0	V	—
	High-level input voltage	V <sub>OVSH</sub>	—	4.0			V	*1
	Open-circuit voltage	V <sub>ovsz</sub>	—		0.0	0.5	V	_
	Pin current	IINOVS	V <sub>OVS</sub> = 5.0 V	_	5	15	μA	—

Note: \*1: During High level setting, please ensure to connect to VREG pin.

\*2: Please connect a capacitor to FGSEL pin when it is open during use to prevent noise. To ensure the noise prevention, please perform sufficient evaluation and verification.

## **ELECTRICAL CHARACTERISTICS (Continued)**

 $V_{CC}$  = 12.0 V,  $V_{VREG}$  = 5.0 V

Note:  $T_a = 25^{\circ}C \pm 2^{\circ}C$  unless otherwise noted.

	Dememorian	Question	Condition	Design value		l lmit	Nata	
Parameter		Symbol	Condition	Min	Тур	Max	Unit	Note
The	ermal Protection			-	-	-	-	-
	Protection operating temperature	TSD <sub>ON</sub>	—	—	160	_	°C	*1
	Hysteresis width	TSD <sub>HYS</sub>	—	_	25	_	°C	*1
Ou	tput Block							
	Output slew rate at source current	V <sub>TRSO</sub>	—		300	_	V/µs	*1
	Output slew rate at source current	V <sub>TFSO</sub>	—		300	_	V/µs	*1
	Output slew rate at sink current	V <sub>TRSI</sub>	—		300	_	V/µs	*1
	Output slew rate at sink current	V <sub>TFSI</sub>	—		300	_	V/µs	*1
Tria	angle Wave Oscillator for PWM Wav	eform (TRI	pin)					
	Oscillation frequency range	f <sub>TRI</sub>	_	15	_	100	kHz	*2
	Standard oscillation frequency	F <sub>TRI</sub>	C <sub>TRI</sub> = 390 pF	_	55.4		kHz	*1
Tria	angle Wave Oscillator during Soft S	tart (SST pi	n)					
	Standard oscillation frequency	F <sub>SST</sub>	C <sub>SST</sub> = 1800 pF		1.13	—	kHz	*1
Ma	ximum Rotating Speed							
	Minimum hall cycle	T <sub>HMIN</sub>	_		173	—	μS	*1
Un	der Voltage Lock Out							
	Protection operating voltage	V <sub>LVON</sub>	_		3.55	_	V	*1
	Protection release voltage	$V_{LVOFF}$	_	—	3.75	—	V	*1
Ov	er Voltage Lock Out							
	Protection operating voltage 1	V <sub>OVON1</sub>	V <sub>OVS</sub> = VREG	15.0	16.0	17.0	V	*1
	Protection operating voltage 2	V <sub>OVON2</sub>	V <sub>OVS</sub> = 0V	26.4	27.2	28.0	V	*1

Note: \*1: Typical Design Value.

\*2: These are values checked by design but not production tested.



AN44142A



## **PIN FUNCTIONS**

Pin No.	Pin name	Туре	Description
1	RD	Output	Over load protection
2	FG	Output	FG external output
3	SLEEP	Input	Sleep setting
4	VREG	Output	Internal reference voltage
5	GND	Ground	Ground
6	VPUMP	Output	Charge pump circuit output
7	VCC	Power	Supply voltage for motor
8	W	Output	W-phase output
9	RCS	Output	Motor current detector
10	V	Output	V-phase output
11	U	Output	U-phase output
12	BC2	Output	Capacitor connection pin 2 for charge pump
13	BC1	Output	Capacitor connection pin 1 for charge pump
14	OVS	Input	Over voltage detection selectable threshold. High for 16V detection, Low for 27.2V detection
15	RDS	Input	Selectable Release of Motor lock protection. High to use the release of lock protection. Low to disable the release of lock protection.
16	PS	Input	Selectable phase shift mode. High to enable Auto Phase FB shift mode. Low to enable constant phase shift mode.
17	FGSEL	Input	FG pulse count select
18	SST	Input / Output	Capacitor connection pin for Soft Start triangle wave oscillator frequency setting
19	TRI	Input / Output	Capacitor connection pin for PWM triangle wave oscillator frequency setting
20	H1H	Input	Hall amplifier input (+)
21	H1L	Input	Hall amplifier input (-)
22	FR	Input	Rotation direction select (Forward/Reverse)
23	VSPL	Input	Voltage input for setting low rotating speed during DC input mode
24	VSP	Input	Voltage input for setting rotating speed



AN44142A

## FUNCTIONAL BLOCK DIAGRAM



Notes: This block diagram is for explaining functions. Part of the block diagram may be omitted, or it may be simplified.



## OPERATION

Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

#### 1. VSP input configuration

#### 1-1. PWM input mode

PWM input control or DC input control are used as the input controls to VSP pin.

When using PWM input control, please ensure to connect TRI pin to VREG pin. VSPL pin shall be open or connected to GND pin (It is recommended to connect to GND.).



#### PWM input control signal detection

The below periodic signal T and Duty signal t/T is detected when PWM is input to VSP pin. Periodic signal T respond to output PWM frequency and Duty signal t/T respond to speed signal.





Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 1. VSP input configuration (Continued)

#### 1-1. PWM input mode (Continued)

#### Points to note when using PWM input mode

#### Operation when input at VSP=100%duty

During output, when the VSP PWM input duty changes from below 100% to 100% duty, the frequency (period t) that is being input will halt and 100% input will be detected.

Therefore, output frequency will become 1/t. (However, this will be reflected in the output about 7t later, after signal is changed to 100% duty.)

When VSP pin is already input with 100% duty during power or SLEEP start-up, operation is at output frequency of about 58kHz.

After which, when PWM signal is input to the VSP pin and frequency signal is detected, output frequency will follow the frequency that is being input to VSP pin.

#### Maximum pulse width when VSP below 100% is input

VSP input resolution under PWM input mode is typ 25MHz(40ns period).

Therefore, input pulse below 40ns may not be detected.

This is especially when input is near to 100% duty, period T signal many not be correctly detected. Therefore to ensure that normal signal can be detected, please ensure that input to VSP pin at Low is above

500ns and more.

			Ensure	that Low v	width is above	: 500ns
			$\rightarrow$	$\leftarrow$		
VSP input (PWM input mode)						
			·	•		$\rightarrow$
		Detect at Typ 25[MHz] (4	0ns)			
	Low detected	ed				

It is recommended to input 0% Duty (Low input) when input STOP.

(PWM input mode) 0% Duty (Low input) when input STOP.

Under PWM input mode, please ensure that PWM signal is input to the VSP pin.



Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

#### 1. VSP input configuration (Continued)

#### 1-2. VSP input mode

PWM input control or DC input control are used as the input controls to VSP pin. When using DC input control, please ensure to connect a capacitor between TRI pin and GND pin.



Signal during DC input mode

During DC input mode, PWM signal is generated by the comparison between the TRI pin triangle waveform and the VSP pin input DC voltage.

Peak value of average output voltage is dependent on VSP pin voltage and output PWM frequency is dependent on TRI pin triangle waveform frequency.

#### TRI pin triangle wave oscillator frequency

The triangle wave oscillator frequency input into TRI pin is calculated using the below formula.



#### Lower limit control using VSPL pin

During DC input control, lower limit of the VSP input voltage can be controlled by inputting DC voltage to the VSPL pin. When not controlling the lower limit, please ensure to connect VSPL pin to GND pin during use.



Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

#### 2. VSP input voltage and average output voltage

Values in this page are all Typ values. In addition, these are where our recommended TRI value is used, under DC input mode.





Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 3. Hall Input Specification

#### 3.1. System to detect hall signal

The motor position is detected by the Hall hysteresis comparator. If the amplitude of sine wave is small, phase delay of comparator output will be very prominent. Therefore, please make the amplitude of the sine wave larger. When chattering occurs to Hall element, insert a capacitor between H1H (pin 20) and H1L (pin 21).



For the biased source of the Hall element, please construct by externally shorting to VREG pin.





Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 3. Hall Input Specification (Continued)

#### 3.2. The Relation between Hall Voltage and FGSEL

1-cycle FG signal, which is equivalent to 1-cycle/2-cycle/3-cycle of Hall sine wave (selected by FGSEL), is output.





Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 3. Hall Input Specification (Continued)

#### 3.3. Drive Phase Shift Control

Automatic drive phase shift control when PS=Low. The hall signal phase with respect to the conduction angle detects the IC's own phase difference and automatically correct it to the most optimum phase. The example for U-phase output voltage is shown below.

#### Automatic drive phase shift control when PS=Low





Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 3. Hall Input Specification (Continued)

#### 3.4. Hall Sensor Placement

This IC uses only 1 hall sensor. Please use the U-phase hall sensor for 3 phase 3 sensor motor

The diagram below shows the hall placement for a 2 pole 3 slots motor



Example placement for the hall sensor (2 pole 3 slot motor)



Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 4. Start / Stop control

#### Start-up by rising VCC pin voltage



- After UVLO is released, circuit initialization is required for about 2ms and output signal is stopped. When circuit is under initialization, no signal is output even when VSP drive signal is inputted. Output of signal starts after initialization completes.
- ·Start up mode is within 4 cycles hall signal input. During this period, no FG signal is output.



Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

## 4. Start / Stop control (Continued)

#### Start-up by SLEEP signal release



- After SLEEP mode is released, circuit initialization is required for about 2ms and output signal is stopped. When circuit is under initialization, no signal is output even when VSP drive signal is inputted. Output of signal starts after initialization completes.
- Start up mode is within 4 cycles hall signal input. During this period, no FG signal is output.



Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

## 4. Start / Stop control (Continued)

#### Start-up sequence

The flow chart below illustrates the start-up sequence.





Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

### 4. Start / Stop control (Continued)

#### Start-up sequence (Continued)

#### Start-up sequence average output voltage.

The following waveforms illustrates the average output for different hall zero crossing detection, H1H-H1L at start-up.

#### Forward (FR=L)



Due to the initial position of the rotor, the starting torque differs slightly during start-up. For motor type
that requires large inertia force to turn, please ensure that sufficient starting current is available for the
motor. Please perform sufficient testing and evaluations to ensure this.



Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

## 4. Start / Stop control (Continued)

#### Stop



•When stop signal is input to VSP, hall signal frequency above 7Hz will result in Hi-Z at output and below 7Hz will result in SBRK at output.

## **OPERATION** (Continued)

Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

## 5. Soft Start Function and PWM Specification

By connecting a capacitor to the SST pin, soft start control is performed by the start-up mode conditions during the mode transition. The period for soft start control is determined by the formula shown on the next page. When soft start control is not required, ensure to connect SST pin to VREG pin.



Below shows the correlation timing chart of count data and PWM enabled duty for VSP and SST.



•Notes on the use of the soft-start function.

With the increase in soft-start time, the motor current will also increase slowly. Therefore if the soft-start timing is too long, it will result in the motor not having enough starting torque and lock protection detection will be triggered if soft start timing is more than 0.5s (typ). This will cause the motor to be unable to start. Please evaluate and check this condition thoroughly when using this function.

## **OPERATION** (Continued)

Note) The characteristics listed below are reference values derived from design of the IC and are not guaranteed.

## 5. Soft Start Function and PWM Specification (Continued)

The triangle wave oscillator frequency output by SST pin is determined by the below formula. Soft Start timing is generated by comparing the VSP pin input PWM frequency and this triangle waveform frequency.

Triangle wave oscillator frequency  $f_{SST} = \frac{A}{2 \times C_{SST} \times V_{SST}}$   $V_{SST}$  : Triangle waveform amplitude (At typ. 1 V) A : Current flowing in/out SST pin (At typ. 4  $\mu$ A)

The PWM enabled duty reflected in the output, at the time elapsed  $T_{PASS}$  within the SST enabled timing is determined by the below formula:

 $\mathsf{PWM} \ \mathsf{duty} \ = \ \frac{\mathsf{T}_{\mathsf{PASS}} \ \times \ \mathsf{T}_{\mathsf{OSC}}}{\mathsf{T}_{\mathsf{SST}} \ \times \ \mathsf{T}_{\mathsf{PWM}}} \qquad \begin{array}{c} \mathsf{Input} \ \mathsf{PWM} \ \mathsf{cycle} \ [s] \\ \mathsf{T}_{\mathsf{OSC}} \ : \ \mathsf{Oscillation} \ \mathsf{cycle} \ \mathsf{of} \ \mathsf{internal oscillator} \\ \mathsf{40^{*}10^{-9}} \ [s] \\ \mathsf{T}_{\mathsf{SST}} \ : \ \mathsf{SST} \ \mathsf{triangle} \ \mathsf{wave} \ \mathsf{oscillation} \ \mathsf{cycle} \ [s] \\ \mathsf{T}_{\mathsf{PASS}} \ : \ \mathsf{Time elapsed} \ [s] \end{array}$ 

 $T_{\text{PASS}}$  at the end of the SST timing can be determined by the below formula:

$$T_{PASS} = \frac{T_{PWM} \times D \times T_{SST}}{T_{OSC}} D : Input PWM duty [%]$$

Input PWM duty during the DC input can be determined by the below formula:

$$D = \left(\frac{97}{3} \times V_{VSP} - \frac{88}{3}\right) \times 0.01 \quad \text{Under DC input, } V_{VSP} = 1V \sim 4V$$