

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









AOW11S65/AOWF11S65 650V 11A α MOS TM Power Transistor

General Description

The AOW11S65 & AOWF11S65 have been fabricated using the advanced αMOS^{TM} high voltage process that is designed to deliver high levels of performance and robustness in switching applications.


By providing low $R_{DS(on)}$, Q_g and E_{OSS} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

Product Summary

 $\begin{array}{lll} V_{DS} @ T_{j,max} & 750V \\ I_{DM} & 45A \\ R_{DS(ON),max} & 0.399\Omega \\ Q_{g,typ} & 13.2nC \\ E_{oss} @ 400V & 2.9\mu J \end{array}$

100% UIS Tested 100% R_g Tested





Parameter		Symbol	AOW11S65	AOWF11S65	Units	
Drain-Source Voltage		V_{DS}	650		V	
Gate-Source Voltage		V_{GS}	±30		V	
Continuous Drain	=25℃		11	11*		
	=100℃	I _D	8	8*	Α	
Pulsed Drain Current ^C		I _{DM}	45	5		
Avalanche Current ^C		I _{AR}	2		Α	
Repetitive avalanche energy ^C		E _{AR}	60		mJ	
Single pulsed avalanche energy G		E _{AS}	120		mJ	
	=25℃	P _D	198	28	W	
Power Dissipation B De	rate above 25°C	- P	1.6	0.22	W/ °C	
MOSFET dv/dt ruggedness		dv/dt	10	0	V/ns	
Peak diode recovery dv/dt ^H		av/at	20	V/113		
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150		C	
Maximum lead temperatu	re for soldering					
purpose, 1/8" from case for 5 seconds ^J		T_L	300		€.	
Thermal Characteristics		· · · · · · · · · · · · · · · · · · ·				
Parameter		Symbol	AOW11S65	AOWF11S65	Units	
Maximum Junction-to-Ambient A,D		$R_{\theta JA}$	65	65	€/W	
Maximum Case-to-sink ^A		R _{θCS}	0.5		℃/W	
Maximum Junction-to-Case		$R_{\theta JC}$	0.63	4.5	€/W	

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V, T _J =25℃	650	-	-	
	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V, T _J =150℃	700	750	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =650V, V _{GS} =0V	-	-	1	μА
	Zero Gate Voltage Drain Current	V _{DS} =520V, T _J =150℃	-	10	-	
I _{GSS}	Gate-Body leakage current	$V_{DS}=0V, V_{GS}=\pm30V$	-	-	±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = 5V, I_{D} = 250 \mu A$	2.6	3.3	4	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =5.5A, T _J =25℃	-	0.35	0.399	Ω
		V _{GS} =10V, I _D =5.5A, T _J =150℃	-	0.98	1.11	Ω
V_{SD}	Diode Forward Voltage	I _S =5.5A,V _{GS} =0V, T _J =25℃	-	0.82	-	V
I _S	Maximum Body-Diode Continuous Current			-	11	Α
I _{SM}	Maximum Body-Diode Pulsed Current ^C			-	45	Α
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	646	-	pF
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =100V, I=110II 12	-	42	-	pF
C _{o(er)}	Effective output capacitance, energy related H	V _{GS} =0V, V _{DS} =0 to 480V, f=1MHz	-	33	-	pF
C _{o(tr)}	Effective output capacitance, time related ¹	- V _{GS} =0 V, V _{DS} =0 to 400 V, I= 11011 12	-	117	-	pF
C _{rss}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	1.1	-	pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	18	-	Ω
SWITCHI	NG PARAMETERS		•	•	•	
Q_g	Total Gate Charge		-	13.2	-	nC
Q_{gs}	Gate Source Charge	$V_{GS}=10V, V_{DS}=480V, I_{D}=5.5A$	-	3.2	-	nC
Q_{gd}	Gate Drain Charge		-	4.3	-	nC
t _{D(on)}	Turn-On DelayTime		-	25	-	ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =400V, I_{D} =5.5A,	-	20	-	ns
t _{D(off)}	Turn-Off DelayTime	$R_G=25\Omega$	-	77	-	ns
t _f	Turn-Off Fall Time		-	19	-	ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =5.5A,dI/dt=100A/μs,V _{DS} =400V	-	278	-	ns
I _{rm}	Peak Reverse Recovery Current	I _F =5.5A,dI/dt=100A/μs,V _{DS} =400V	-	22	-	Α
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =5.5A,dI/dt=100A/μs,V _{DS} =400V	-	4.2	-	μC

A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25°C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev0: Dec 2011 **www.aosmd.com** Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}C$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C, Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.

D. The R BIA is the sum of the thermal impedance from junction to case R BIC and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150°C. The SOA curve provides a single pulse ratin g.

G. L=60mH, $I_{AS}{=}2A,\,V_{DD}{=}150V,\,Starting\,\,T_{J}{=}25{\,}^{\circ}\!C$

 $H. \ C_{o(er)} \ is \ a \ fixed \ capacitance \ that \ gives \ the \ same \ stored \ energy \ as \ C_{oss} \ while \ V_{DS} \ is \ rising \ from \ 0 \ to \ 80\% \ V_{(BR)DSS}.$

I. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

J. Wavesoldering only allowed at leads.



0

-100

-50


0

50

Temperature (℃)
Figure 5: On-Resistance vs. Junction Temperature

100

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Rev0: Dec 2011 www.aosmd.com Page 3 of 6

200

150

-100

-50

0

50

 T_J (°C)

Figure 6: Break Down vs. Junction Temperature

100

150

200



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Body-Diode Characteristics (Note E)




Figure 8: Gate-Charge Characteristics





Figure 9: Capacitance Characteristics






Figure 12: Maximum Forward Biased Safe Operating Area for AOWF11S65(Note F)





Figure 11: Maximum Forward Biased Safe Operating Area for AOW11S65 (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 15: Normalized Maximum Transient Thermal Impedance for AOW11S65 (Note F)






Figure 16: Normalized Maximum Transient Thermal Impedance for AOWF11S65 (Note F)

Rev0: Dec 2011 www.aosmd.com Page 5 of 6





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





 ${\sf Diode\ Recovery\ Test\ Circuit\ \&\ Waveforms}$

