

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









General Description

The AOZ1312 is a member of Alpha and Omega Semiconductor's single-channel power-distribution switch family intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. This device incorporates a 70 m Ω N-channel MOSFET power switch for power-distribution systems. The switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise time and fall time to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

The AOZ1312 is available in an SO-8 or eMSOP-8 package and is rated over the -40 °C to +85 °C ambient temperature range.

Features


- Typical 70 mΩ (NFET)
- 1.5A maximum continuous current
- Vin range of 2.7 V to 5.5 V
- Open Drain Fault Flag
- Fault Flag deglitched (blanking time)
- Thermal shutdown
- Reverse current blocking
- Packages: SO-8 and eMSOP-8

Applications

- Notebook Computers
- Desktop Computers



Typical Application





Ordering Information

	_	mum us Current	Typical Short-circuit Current Limit		Enable		Output			
Part Number	Channel 1	Channel 2	Channel 1	Channel 2	Setting	Package	Discharge	Environmental		
AOZ1341AI					Active Low	SO-8				
AOZ1341EI	1 A	1A	1.5 A	454	Active Low	EPAD MSOP-8				
AOZ1341AI-1	IA	IA	1.5 A	1.5 A	Active High	SO-8				
AOZ1341EI-1							Active riigii	EPAD MSOP-8		
AOZ1342PI	1.5 A	1.5A	2 A	2 A	Active Low	EPAD SO-8				
AOZ1342PI-1	1.5 A	1.5A	2 A	2 A	Active High	EPAD SO-8				
AOZ1343AI*					Active Low	SO-8	No	Green Product RoHS Compliant		
AOZ1343EI*	1.5 A	0.5A	2 A	0.75 A	Active Low	EPAD MSOP-8		Trong Compilation		
AOZ1343AI-1*	1.5 A	0.5A	2 A	0.75 A	Active High	SO-8				
AOZ1343EI-1*					Active right	EPAD MSOP-8				
AOZ1312AI-1	1.5 A	None	2 A	None	Active High	SO-8				
AOZ1312EI-1	1.5 A	None	2 A	None	Active night	EPAD MSOP-8				
AOZ1310CI-1	0.5 A	None	0.75 A	None	Active High	SOT23-5				


^{*}Contact factory for availability



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

 $Please\ visit\ www.aosmd.com/web/quality/rohs_compliant.jsp\ for\ additional\ information.$

Pin Configuration



Pin Description

Pin Name	Pin Number	Pin Function
GND	1	Ground
IN	2, 3	Input voltage
EN	4	Enable input, logic high turns on power switch, IN-OUT
<u>OC</u>	5	Overcurrent, open-drain output, active low, IN-OUT
OUT	6, 7	Power-switch output, IN-OUT
NC	8	No connection

Rev. 1.1 July 2011 **www.aosmd.com** Page 2 of 13



Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
Input Voltage (V _{IN})	6 V
Enable Voltage (V _{EN})	6 V
Storage Temperature (T _S)	-55 °C to +150 °C
ESD Rating ⁽¹⁾	2 kV

Note:

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Recommended Operating Conditions.

Parameter	Rating
Input Voltage (V _{IN})	+2.7 V to +5.5 V
Junction Temperature (T _J)	-40 °C to +125 °C
Package Thermal Resistance (⊕ _{JA})	
eMSOP-8	60 °C/W
SO-8	115 °C/W

Electrical Characteristics

 T_A = 25 °C, V_{IN} = V_{EN} =5.5 V, unless otherwise specified.

Symbol	Parameter	Conditio	Min.	Тур.	Max.	Units	
POWER S	WITCH						
R _{DS(ON)}	Switch On-Resistance	V _{IN} = 5.5 V, I _{OUT} = 1.5 A		70	135	mΩ	
t _r	Rise Time, Output	$V_{IN} = 5.5 \text{ V}, C_L = 1 \mu\text{F}, R_L = 5$	δΩ		0.6	1.5	ms
		$V_{IN} = 2.7 \text{ V}, \ C_L = 1 \ \mu\text{F}, \ R_L = 1 \ \mu\text{F}$	5 Ω		0.4	1	
t _f	Fall Time, Output	V _{IN} = 5.5 V		0.05		0.5	ms
		V _{IN} = 2.7 V		0.05		0.5	
	FET Leakage Current	Out connect to ground, $V_{I(ENx)} = 5.5 \text{ V},$ or $V_{I(ENx)} = 0 \text{ V}$		1		μА	
ENABLE I	NPUT EN						
V _{IH}	High-level Input Voltage	$2.7V \le V_{\text{IN}} \le 5.5V$	2.0			V	
V _{IL}	Low-level Input Voltage	$2.7V \le V_{\text{IN}} \le 5.5V$			0.8	V	
I _I	Input Current		-0.5		-0.5	μΑ	
t _{on}	Turn-on Time	$C_L = 100 \mu F, R_L = 5 \Omega$			3	ms	
t _{off}	Turn-off Time	$C_L = 100 \mu F, R_L = 5 \Omega$			10		
CURRENT	LIMIT						
Ios	Short-circuit Output Current			1.5	2.0	2.5	Α
I _{OC_TRIP}	Overcurrent Trip Threshold			1.6	2.3	2.7	Α
SUPPLY C	URRENT				l.	1	•
	Supply Current, Low-level	No load on OUT,	T _J = 25°C		0.5	1	μА
	Output	$V_{I(ENx)} = 5.5 \text{ V},$ or $V_{I(ENx)} = 0 \text{ V}$	$-40 \text{ °C} \le T_{\text{J}} \le 125 \text{ °C}^{(2)}$		0.5	5	
	Supply Current, High-level	No load on OUT,	T _J = 25°C		50	70	μΑ
	Output	$V_{I(ENx)} = 0 \text{ V},$ or $V_{I(ENx)} = 5.5 \text{ V}$	$-40 \text{ °C} \le T_{\text{J}} \le 125 \text{ °C}^{(2)}$		50	90	
	Reverse Leakage Current	$V_{I(OUTx)}$ = 5.5V, IN = ground	T _J = 25 °C		0.2		μΑ

^{1.} Devices are inherently ESD sensitive, handling precautions are required. Human body model is a 100 pF capacitor discharging through a 1.5 k Ω resistor.



Electrical Characteristics (Continued)


 T_A = 25 °C, V_{IN} = V_{EN} =5.5 V, unless otherwise specified.

Symbol	Parameter	Conditions ⁽³⁾	Min.	Тур.	Max.	Units
UNDERVO	LTAGE LOCKOUT					
	Low-level Voltage, IN		2		2.5	V
	Hysteresis, IN	$T_J = 25^{\circ}C$		200		mV
OVERCUR	RENT OC					
	Output low Voltage V _{OL(OCx)}	I _{O(OCx)} = 5mA			0.4	V
	Off-state Current	$V_{O(OCx)} = 5V \text{ or } 3.3V$			1	μА
	OC_L Deglitch	OCx assertion or deassertion	4	8	15	ms
THERMAL	SHUTDOWN					
	Thermal Shutdown Threshold		135			°C
	Recovery from Thermal Shutdown	•				°C
	Hysteresis			30		°C

Note:

- 2. Parameters are guaranteed by design only and not production tested.
- 3. Pulse testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

Functional Block Diagram



Rev. 1.1 July 2011 **www.aosmd.com** Page 4 of 13



Functional Characteristics

Figure 1. Turn-On Delay and Rise Time




Figure 2. Turn-Off Delay and Fall Time with 1μF Load (Active High)




Figure 3. Turn-On Delay and Rise Time with 100μF Load (Active High)




Figure 4. Turn-Off Delay and Fall Time with 100μF Load (Active High)




Figure 5. Short-circuit Current, Device Enable to Short (Active High)





Figure 6. 0.6Ω Load Connected to Enable to Device (Active High)



Rev. 1.1 July 2011 **www.aosmd.com** Page 5 of 13



Functional Characteristics (Continued)

Figure 7. Inrush Current with Different Load Capacitance






Figure 8. Short Circuit Current Limit



Typical Characteristics

Figure 9. Supply Current, Output Enabled vs. Junction Temperature 70 60 Supply Current (µA) 50 40 30 Vin=5.5V 20 Vin=5V Vin=3.3V 10 Vin=2.7V 0 -50 0 50 100 150 Junction Temperature (°C)

Figure 10. Supply Current, Output Disabled vs. Junction Temperature







Figure 12. UVLO Threshold vs. Junction Temperature



Rev. 1.1 July 2011 **www.aosmd.com** Page 6 of 13



Detailed Description

The AOZ1312 is a member of Alpha and Omega Semiconductor's single-channel power-distribution switches family. The AOZ1312 is intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

Power Switch

The power switch is a N-channel MOSFET with a low on-state resistance capable of delivering 1 A of continuous current. Configured as a high-side switch, the MOSFET will go into high impedance when disabled. Thus, preventing current flow from OUT to IN and IN to OUT.

Charge Pump

An internal charge pump supplies power to the circuits and provides the necessary voltage to drive the gate of the MOSFET beyond the source. The charge pump is capable of operating down to a low voltage of 2.7 Volts.

Driver

The driver controls the voltage on the gate to the power MOSFET switch. This is used to limit the large current surges when the switch is being turned On and Off. Proprietary circuitry controls the rise and fall time of the output voltages.

Enable

The logic enable disables the power switch, charge pump, gate driver, logic device, and other circuitry to reduce the supply current. When the enable receives a logic high the supply current is reduced to approximately 1 μ A. The enable input is compatible with both TTL and CMOS logic levels.

Over-current

The over-current open drain output is asserted (active low) when an over-current condition occurs. The output will remain asserted until the over-current condition is removed. A 15 ms deglitch circuit prevents the over-current from false triggering.

Thermal Shut-down Protection

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OC) logic output low.

During current limit or short circuit conditions, the increasing power dissipation in the chip causing the die temperature to rise. When the die temperature reaches a certain level, the thermal shutdown circuitry will shutdown the device. The thermal shutdown will cycle repeatedly until the short circuit condition is resolved.



Applications Information

Input Capacitor Selection

The input capacitor prevents large voltage transients from appearing at the input, and provides the instantaneous current needed each time the switch turns on and to limit input voltage drop. The input capacitor also prevents high-frequency noise on the power line from passing through the output of the power side. The choice of the input capacitor is based on its ripple current and voltage ratings rather than its capacitor value. The input capacitor should be located as close to the $V_{\rm IN}$ pin as possible. A 1 μF and above ceramic cap is recommended. However, higher capacitor values further reduce the voltage drop at the input.

Output Capacitor Selection

The output capacitor acts in a similar way. A small $0.1~\mu F$ capacitor prevents high-frequency noise from going into the system. Also, the output capacitor has to supply enough current for a large load that it may encounter during system transients. This bulk capacitor must be large enough to supply fast transient load in order to prevent the output from dropping.

Power Dissipation Calculation

Calculate the power dissipation for normal load condition using the following equation:

$$P_D = R_{ON} x (I_{OUT})^2$$

The worst case power dissipation occurs when the load current hits the current limit due to over-current or short circuit faults. The power dissipation under these conditions can be calculated using the following equation:

$$P_D = (V_{IN} - V_{OUT}) \times I_{LIMIT}$$


Layout Guidelines


Good PCB layout is important for improving the thermal and overall performance of the AOZ1312. To optimize the switch response time to output short-circuit conditions keep all traces as short as possible to reduce the effect of unwanted parasitic inductance. Place the input and output bypass capacitors as close as possible to the IN and OUT pins. The input and output PCB traces should be as wide as possible for the given PCB space. Use a ground plane to enhance the power dissipation capability of the device.

Rev. 1.1 July 2011 **www.aosmd.com** Page 8 of 13




Package Dimensions, SO-8L





RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.
Α	1.35	1.65	1.75
A1	0.10	_	0.25
A2	1.25	1.50	1.65
b	0.31	_	0.51
С	0.17	_	0.25
D	4.80	4.90	5.00
E	3.80	4.00	
е	,	1.27 BSC)
E1	5.80	6.00	6.20
h	0.25	_	0.50
L	0.40	_	1.27
θ	0°	_	8°

Dimensions in inches


Dillici	1310113		103	
Symbols	Min.	Nom.	Max.	
Α	0.053	0.065	0.069	
A1	0.004	_	0.010	
A2	0.049	0.059	0.065	
b	0.012	_	0.020	
С	0.007	_	0.010	
D	0.189	0.193	0.197	
E	0.150	0.154	0.157	
е	0	.050 BS	С	
E1	0.228	0.236	0.244	
h	0.010	_	0.020	
L	0.016	_	0.050	
θ	0°	_	8°	

Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions are inclusive of plating
- 3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
- 4. Dimension L is measured in gauge plane.
- 5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.




Tape and Reel Dimensions, SO-8




UNIT: mm

Package	A0	В0	K0	D0	D1	Е	E1	E2	P0	P1	P2	T
SO-8	6.40	5.20	2.10	1.60	1.50	12.00	1.75	5.50	8.00	4.00	2.00	0.25
(12mm)	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10	±0.10





Leader/Trailer and Orientation







Package Dimensions, MSOP8_EP1







RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.			
Α	0.81	1.02	1.12			
A1	0.05	_	0.15			
A2	0.76	0.86	0.97			
b	0.25	0.30	0.40			
С	0.13	0.15	0.23			
D	2.90	3.00	3.10			
D1	1.55	_	1.8			
е	0.65 TYP.					
E	2.90	3.00	3.10			
E1	4.70	4.90	5.10			
E2	1.3	_	1.8			
L	0.40	0.55	0.70			
L1	0.90	0.95	1.00			
L2	().25 BSC	;			
θ1	0°	_	6°			
θ2	_	12°	_			

Dimensions in inches

Symbols	Min.	Nom.	Max.		
Α	0.032	0.040	0.044		
A1	0.002	_	0.006		
A2	0.030	0.034	0.038		
b	0.010	0.012	0.016		
С	0.005	0.006	0.010		
D	0.116	0.118	0.120		
D1	0.06	_	0.07		
е	0	.026 TYF	٥.		
Е	0.116	0.118	0.120		
E1	0.185	0.192	0.20		
E2	0.05	_	0.07		
L	0.016	0.022	0.028		
L1	0.035	0.037	0.039		
L2	0	.010 BS	С		
θ1	0°	_	6°		
θ2		12°			

Notes:


A2

- 1. All dimensions are in millimeters.
- 2. Dimensions are inclusive of plating.
- 3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils each.
- 4. Dimension L is measured in gauge plane.
- 5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.




Tape and Reel Dimensions, MSO8P_EP1

Carrier Tape



Package	Т	В0	A0	K1	K0	D0	D1	E	E1	E2	P0	P1	P2
MSOP-8	0.30	3.30	5.20	1.20	1.60	ø1.50	ø1.50	12.0	1.75	5.50	8.00	4.00	2.00
	±0.05	±0.10	±0.10	±0.10	±0.10	+0.1/-0.0	Min.	±0.3	±0.10	±0.05	±0.10	±0.05	±0.05

Reel




±1.00

Leader/Trailer and Orientation

±0.50

±0.10

±0.30



+0.50/-0.20


±0.50


Notes:

- 1. 10 sprocket hole pich cumulative tolerance 0.2.
- 2. Camber not to exceed 1mm in 100mm.
- 3. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket.
- 4. K0 measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 5. Pocket position relative to sprocket hole measured as tue position of pocket, not pocket hole.
- 6. All dimensions in mm.



Part Marking





This datasheet contains preliminary data; supplementary data may be published at a later date. Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.1 July 2011 **www.aosmd.com** Page 13 of 13